IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2017-11-08 16:20
An Efficient Search Method on Stacked Rectangular Dissections
Masaki Yokota, Kunihiro Fujiyoshi (TUAT) VLD2017-61 DC2017-67
Abstract (in Japanese) (See Japanese page) 
(in English) For layout design of 3D-LSI, a stacked-rectangular-dissection,
which consists of several rectangular dissections
as an arrangement representation
has been proposed.
Several representations for the stacked-rectangular-dissection are proposed,
but they are so complicated that
the condition that there exists a corresponding stacked-rectangular-dissection is not clear.
So, it is difficult to apply searching method to the representaions.

In this paper, we propose a method to make adjacent solution
based on the stacked-rectangular-dissection directly
and show the reachability of the solution space
by showing the upper bound of the diameter of the solution space.
Keyword (in Japanese) (See Japanese page) 
(in English) stacked rectangular dissection / 3D-LSI / / / / / /  
Reference Info. IEICE Tech. Rep., vol. 117, no. 273, VLD2017-61, pp. 247-252, Nov. 2017.
Paper # VLD2017-61 
Date of Issue 2017-10-30 (VLD, DC) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF VLD2017-61 DC2017-67

Conference Information
Committee VLD DC CPSY RECONF CPM ICD IE IPSJ-SLDM 
Conference Date 2017-11-06 - 2017-11-08 
Place (in Japanese) (See Japanese page) 
Place (in English) Kumamoto-Kenminkouryukan Parea 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Design Gaia 2017 -New Field of VLSI Design- 
Paper Information
Registration To VLD 
Conference Code 2017-11-VLD-DC-CPSY-RECONF-CPM-ICD-IE-SLDM-EMB-ARC 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) An Efficient Search Method on Stacked Rectangular Dissections 
Sub Title (in English)  
Keyword(1) stacked rectangular dissection  
Keyword(2) 3D-LSI  
Keyword(3)  
Keyword(4)  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Masaki Yokota  
1st Author's Affiliation Tokyo University of Agriculture and Technology (TUAT)
2nd Author's Name Kunihiro Fujiyoshi  
2nd Author's Affiliation Tokyo University of Agriculture and Technology (TUAT)
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2017-11-08 16:20:00 
Presentation Time 25 minutes 
Registration for VLD 
Paper # VLD2017-61, DC2017-67 
Volume (vol) vol.117 
Number (no) no.273(VLD), no.274(DC) 
Page pp.247-252 
#Pages
Date of Issue 2017-10-30 (VLD, DC) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan