Paper Abstract and Keywords |
Presentation |
2017-11-07 10:30
Stochastic Number Generation with Internal Signals of Peripheral Logic Circuits Naoya Kubota, Maki Fujiha, Hideyuki Ichihara, Tsuyoshi Iwagaki, Tomoo Inoue (Hiroshima City Univ.) VLD2017-47 DC2017-53 |
Abstract |
(in Japanese) |
(See Japanese page) |
(in English) |
Stochastic computing (SC), which is an approximate computation with probabilities, has attracted at- tention because it has distinct advantages in hardware cost and fault tolerance. In SC, numbers to be calculated are represented by the probabilities of one occurring in binary sequences and the numbers are transformed from binary (or deterministic) numbers by stochastic number generators (SNGs). In this paper, we propose a new SC scheme in which SNGs of an SC circuit exploit the internal signals of its peripheral logic circuits for generating random numbers. Furthermore, we propose an algorithm for appropriately selecting signal lines so as to reduce both of conversion errors and correlation-induced errors |
Keyword |
(in Japanese) |
(See Japanese page) |
(in English) |
stochastic computing / stochastic number / conversion error / correlation-induced error / chi-square-value / / / |
Reference Info. |
IEICE Tech. Rep., vol. 117, no. 273, VLD2017-47, pp. 115-120, Nov. 2017. |
Paper # |
VLD2017-47 |
Date of Issue |
2017-10-30 (VLD, DC) |
ISSN |
Print edition: ISSN 0913-5685 Online edition: ISSN 2432-6380 |
Copyright and reproduction |
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034) |
Download PDF |
VLD2017-47 DC2017-53 |
|