IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
... (for ESS/CS/ES/ISS)
Tech. Rep. Archives
... (for ES/CS)
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2017-11-06 14:30
A Method of LFSR Seed Generation for Improving Quality of Delay Fault BIST
Kyonosuke Watanabe, Satoshi Ohtake (Oita Univ.)
Abstract (in Japanese) (See Japanese page) 
(in English) With the miniaturization and high speed of large scale integrated circuits, it has become important to test delay faults.
A transition fault that increase delay in a logic gate is one of the delay fault models.
Since the detectable delay size of a fault depends on its test pattern, the test quality can not be evaluated sufficiently with fault coverage of the transition faults.
As a method to evaluate delay test quality, statistical delay quality model (SDQM) has been proposed.
Statistical delay quality level (SDQL) can be improved using tests generated by a commercially available timing aware ATPG tool.
At present, methods of seed generation which convert test cubes for detecting faults into seeds are widely used.
The care bit rate of the test cubes increases and the encodability of
such cubes becomes low when the methods are used with a timing aware ATPG.
In this paper, we propose a method of SDQL-aware LFSR seed generation using a time expansion model of an LFSR.
We also evaluate the effectiveness of the proposed method by experiments using ITC’99 benchmark circuits.
Keyword (in Japanese) (See Japanese page) 
(in English) BIST / LFSR / Seed Generation / Time Expansion Model / Transition Fault / SDQM / /  
Reference Info. IEICE Tech. Rep., vol. 117, no. 274, DC2017-41, pp. 49-54, Nov. 2017.
Paper # DC2017-41 
Date of Issue 2017-10-30 (VLD, DC) 
ISSN Print edition: ISSN 0913-5685  Online edition: ISSN 2432-6380

Conference Information
Conference Date 2017-11-06 - 2017-11-08 
Place (in Japanese) (See Japanese page) 
Place (in English) Kumamoto-Kenminkouryukan Parea 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Design Gaia 2017 -New Field of VLSI Design- 
Paper Information
Registration To DC 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) A Method of LFSR Seed Generation for Improving Quality of Delay Fault BIST 
Sub Title (in English)  
Keyword(1) BIST  
Keyword(2) LFSR  
Keyword(3) Seed Generation  
Keyword(4) Time Expansion Model  
Keyword(5) Transition Fault  
Keyword(6) SDQM  
1st Author's Name Kyonosuke Watanabe  
1st Author's Affiliation Oita University (Oita Univ.)
2nd Author's Name Satoshi Ohtake  
2nd Author's Affiliation Oita University (Oita Univ.)
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Date Time 2017-11-06 14:30:00 
Presentation Time 25 
Registration for DC 
Paper # IEICE-VLD2017-35,IEICE-DC2017-41 
Volume (vol) IEICE-117 
Number (no) no.273(VLD), no.274(DC) 
Page pp.49-54 
#Pages IEICE-6 
Date of Issue IEICE-VLD-2017-10-30,IEICE-DC-2017-10-30 

[Return to Top Page]

[Return to IEICE Web Page]

The Institute of Electronics, Information and Communication Engineers (IEICE), Japan