Paper Abstract and Keywords |
Presentation |
2017-03-03 10:55
A Study on LSI implementation of FEC for high-speed optical transmission Susumu Hirano, Kazuo Kubo, Hideo Yoshida, Kenji Ishii, Kenya Sugihara, Takashi Sugihara, Koji Miyanohana, Hirohide Nozaki, Noriyuki Minegishi (Mitsubishi Elec.) VLD2016-126 |
Abstract |
(in Japanese) |
(See Japanese page) |
(in English) |
FEC(Forward Error Correction) for high-speed optical transmission (Beyond100G) is essential to apply advanced technology semiconductor processes. Although it became difficult due to considering power consumption, area, and other issues. And higher speed and performance are required for FEC. Furthermore, the cost which development ASICs (NRE) is rising. Therefore , to resolve the issues above, we considered about the trial of new architecture, implementation to FPGA, Speeding up, and high performance. Now we make a report about accomplishment of consideration. |
Keyword |
(in Japanese) |
(See Japanese page) |
(in English) |
LSI / ASIC / FPGA / FEC / Optical transmission / / / |
Reference Info. |
IEICE Tech. Rep., vol. 116, no. 478, VLD2016-126, pp. 133-138, March 2017. |
Paper # |
VLD2016-126 |
Date of Issue |
2017-02-22 (VLD) |
ISSN |
Print edition: ISSN 0913-5685 Online edition: ISSN 2432-6380 |
Copyright and reproduction |
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034) |
Download PDF |
VLD2016-126 |
|