IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
... (for ESS/CS/ES/ISS)
Tech. Rep. Archives
... (for ES/CS)
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2017-03-02 09:00
[Poster Presentation] NLMS algorithm using shift operation
Takumi Miyake, Yoshinobu Kajikawa (Kansai Univ.)
Abstract (in Japanese) (See Japanese page) 
(in English) In the field of digital signal processing, an FPGA that can perform parallel processing and has a high calculation speed attracts attention. When implementing the NLMS algorithm, which is one of common algorithms in the adaptive signal processing, as a logic circuit system using FPGA, the circuit scale increases due to the division operation of the normalization part. We have already proposed a shift NLMS algorithm that approximates the division operation as a bit shift operation. In this paper, we compare convergence characteristics of general NLMS algorithm and NLMS algorithm using shift operation and discuss its convergence condition.
Keyword (in Japanese) (See Japanese page) 
(in English) Adaptive digital signal processing / NLMS algorithm / FPGA / Logic circuit system / / / /  
Reference Info. IEICE Tech. Rep., vol. 116, no. 476, SIP2016-184, pp. 267-270, March 2017.
Paper # SIP2016-184 
Date of Issue 2017-02-22 (EA, SIP, SP) 
ISSN Print edition: ISSN 0913-5685  Online edition: ISSN 2432-6380

Conference Information
Committee SP SIP EA  
Conference Date 2017-03-01 - 2017-03-02 
Place (in Japanese) (See Japanese page) 
Place (in English) Okinawa Industry Support Center 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Speech, Engineering/Electro Acoustics, Signal Processing, and Related Topics 
Paper Information
Registration To SIP 
Conference Code 2017-03-SP-SIP-EA 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) NLMS algorithm using shift operation 
Sub Title (in English)  
Keyword(1) Adaptive digital signal processing  
Keyword(2) NLMS algorithm  
Keyword(3) FPGA  
Keyword(4) Logic circuit system  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Takumi Miyake  
1st Author's Affiliation Kansai University (Kansai Univ.)
2nd Author's Name Yoshinobu Kajikawa  
2nd Author's Affiliation Kansai University (Kansai Univ.)
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker
Date Time 2017-03-02 09:00:00 
Presentation Time 90 
Registration for SIP 
Paper # IEICE-EA2016-129,IEICE-SIP2016-184,IEICE-SP2016-124 
Volume (vol) IEICE-116 
Number (no) no.475(EA), no.476(SIP), no.477(SP) 
Page pp.267-270 
#Pages IEICE-4 
Date of Issue IEICE-EA-2017-02-22,IEICE-SIP-2017-02-22,IEICE-SP-2017-02-22 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan