IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
... (for ESS/CS/ES/ISS)
Tech. Rep. Archives
... (for ES/CS)
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2017-03-01 14:25
A Nonvolatile Flip-Flop Circuit with a Split Store/Restore Architecture for Power Gating
Masaru Kudo, Kimiyoshi Usami (Shibaura Institute of Tech.)
Abstract (in Japanese) (See Japanese page) 
(in English) This paper describes a nonvolatile Flip-Flop (NVFF) circuit to implement Nonvolatile Power Gating. We proposed a new NVFF circuit for stable store operation. We show effectiveness of area and energy dissipation by comparing the proposed circuit with conventional NVFF. Additionally, we evaluate leakage energy dissipation by using simulation for microprocessor which applied NVFF.
Keyword (in Japanese) (See Japanese page) 
(in English) Power Gating / Magnetic Tunnel Junction / Nonvolatile Flip-Flop / Low Power / / / /  
Reference Info. IEICE Tech. Rep., vol. 116, no. 478, VLD2016-103, pp. 7-12, March 2017.
Paper # VLD2016-103 
Date of Issue 2017-02-22 (VLD) 
ISSN Print edition: ISSN 0913-5685  Online edition: ISSN 2432-6380

Conference Information
Committee VLD  
Conference Date 2017-03-01 - 2017-03-03 
Place (in Japanese) (See Japanese page) 
Place (in English) Okinawa Seinen Kaikan 
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To VLD 
Conference Code 2017-03-VLD 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) A Nonvolatile Flip-Flop Circuit with a Split Store/Restore Architecture for Power Gating 
Sub Title (in English)  
Keyword(1) Power Gating  
Keyword(2) Magnetic Tunnel Junction  
Keyword(3) Nonvolatile Flip-Flop  
Keyword(4) Low Power  
1st Author's Name Masaru Kudo  
1st Author's Affiliation Shibaura lnstitute of Technology (Shibaura Institute of Tech.)
2nd Author's Name Kimiyoshi Usami  
2nd Author's Affiliation Shibaura lnstitute of Technology (Shibaura Institute of Tech.)
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Date Time 2017-03-01 14:25:00 
Presentation Time 25 
Registration for VLD 
Paper # IEICE-VLD2016-103 
Volume (vol) IEICE-116 
Number (no) no.478 
Page pp.7-12 
#Pages IEICE-6 
Date of Issue IEICE-VLD-2017-02-22 

[Return to Top Page]

[Return to IEICE Web Page]

The Institute of Electronics, Information and Communication Engineers (IEICE), Japan