IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
... (for ESS/CS/ES/ISS)
Tech. Rep. Archives
... (for ES/CS)
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2017-03-01 15:30
High accuracy 8*8 approximate multiplier based on OR operation
Yi Guo, Heming Sun, Canran Jin, Shinji Kimura (Waseda Univ.) VLD2016-105
Abstract (in Japanese) (See Japanese page) 
(in English) Approximate computing is a promising approach for error-tolerate applications. Multipliers contribute more area and delay in arithmetic circuits. In this paper, we develop a novel 8*8 approximate multiplier by (1) constructing from four 4*4 multiplication blocks and (2) utilizing OR operation on three lowest blocks for area reduction and accurate operation on one highest block to ensure high accuracy. Matlab simulation results illustrate that the approximate multiplier obtains the mean accuracy of 99.14%. Compared to the Wallace multiplier, our proposed multiplier implemented in a 90nm CMOS process reduces 32.32% and 17.17% in terms of area and delay, respectively.
Keyword (in Japanese) (See Japanese page) 
(in English) approximate computing / multiplier / high accuracy / / / / /  
Reference Info. IEICE Tech. Rep., vol. 116, no. 478, VLD2016-105, pp. 19-24, March 2017.
Paper # VLD2016-105 
Date of Issue 2017-02-22 (VLD) 
ISSN Print edition: ISSN 0913-5685  Online edition: ISSN 2432-6380
Download PDF VLD2016-105

Conference Information
Committee VLD  
Conference Date 2017-03-01 - 2017-03-03 
Place (in Japanese) (See Japanese page) 
Place (in English) Okinawa Seinen Kaikan 
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To VLD 
Conference Code 2017-03-VLD 
Language English 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) High accuracy 8*8 approximate multiplier based on OR operation 
Sub Title (in English)  
Keyword(1) approximate computing  
Keyword(2) multiplier  
Keyword(3) high accuracy  
1st Author's Name Yi Guo  
1st Author's Affiliation Waseda University (Waseda Univ.)
2nd Author's Name Heming Sun  
2nd Author's Affiliation Waseda University (Waseda Univ.)
3rd Author's Name Canran Jin  
3rd Author's Affiliation Waseda University (Waseda Univ.)
4th Author's Name Shinji Kimura  
4th Author's Affiliation Waseda University (Waseda Univ.)
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Date Time 2017-03-01 15:30:00 
Presentation Time 25 
Registration for VLD 
Paper # IEICE-VLD2016-105 
Volume (vol) IEICE-116 
Number (no) no.478 
Page pp.19-24 
#Pages IEICE-6 
Date of Issue IEICE-VLD-2017-02-22 

[Return to Top Page]

[Return to IEICE Web Page]

The Institute of Electronics, Information and Communication Engineers (IEICE), Japan