IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
... (for ESS/CS/ES/ISS)
Tech. Rep. Archives
... (for ES/CS)
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2016-10-20 13:50
Distributed Packet Processing Architecture using Hardware Accelerators for 100Gbps Forwarding Throughput on Virtualized Edge Router
Satoshi Nishiyama, Hitoshi Kaneko, Ichiro Kudo (NTT) NS2016-90
Abstract (in Japanese) (See Japanese page) 
(in English) To implement virtualized service edge functions on carrier networks by general-purpose servers, it is necessary to improve forwarding performance. In this paper, we propose distributed architecture utilizing hardware accelerators with high-level synthesis technology for virtualized service edge functions to satisfy migration constraints and to improve forwarding throughput. Furthermore, we evaluate improvement of forwarding performance in proposed method.
Keyword (in Japanese) (See Japanese page) 
(in English) Virtualized Service Edge Router / Hardware Accelerator / High-Level Synthesis / Network Function Virtualization / / / /  
Reference Info. IEICE Tech. Rep., vol. 116, no. 256, NS2016-90, pp. 13-18, Oct. 2016.
Paper # NS2016-90 
Date of Issue 2016-10-13 (NS) 
ISSN Print edition: ISSN 0913-5685  Online edition: ISSN 2432-6380
Download PDF NS2016-90

Conference Information
Committee NS  
Conference Date 2016-10-20 - 2016-10-21 
Place (in Japanese) (See Japanese page) 
Place (in English) Himeji Nishi-Harima Area Jibasan Center 
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To NS 
Conference Code 2016-10-NS 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Distributed Packet Processing Architecture using Hardware Accelerators for 100Gbps Forwarding Throughput on Virtualized Edge Router 
Sub Title (in English)  
Keyword(1) Virtualized Service Edge Router  
Keyword(2) Hardware Accelerator  
Keyword(3) High-Level Synthesis  
Keyword(4) Network Function Virtualization  
1st Author's Name Satoshi Nishiyama  
1st Author's Affiliation Nippon Telegraph and Telephone Corporation (NTT)
2nd Author's Name Hitoshi Kaneko  
2nd Author's Affiliation Nippon Telegraph and Telephone Corporation (NTT)
3rd Author's Name Ichiro Kudo  
3rd Author's Affiliation Nippon Telegraph and Telephone Corporation (NTT)
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Date Time 2016-10-20 13:50:00 
Presentation Time 25 
Registration for NS 
Paper # IEICE-NS2016-90 
Volume (vol) IEICE-116 
Number (no) no.256 
Page pp.13-18 
#Pages IEICE-6 
Date of Issue IEICE-NS-2016-10-13 

[Return to Top Page]

[Return to IEICE Web Page]

The Institute of Electronics, Information and Communication Engineers (IEICE), Japan