IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2016-09-06 10:30
Concept of PC-FPGA Hybrid Cluster system by General-purpose FPGA board
Keisuke Takano, Akira Uejima, Ryo Ozaki, Masaki Kohata (Okayama Univ. of Science) RECONF2016-33
Abstract (in Japanese) (See Japanese page) 
(in English) Parallel processing by PC cluster and hardware acceleration by FPGA are useful technologies in a field of high performance computing. Aimed to use these hardware and software resources in systems efficiently and flexibly, we are developing a PC-FPGA hybrid cluster which integrates PC cluster and FPGA accelerator. This paper describes the concept of hybrid cluster. Moreover, a partial reconfiguration using PCI Express and the future development by coordination of PC and FPGA are shown.
Keyword (in Japanese) (See Japanese page) 
(in English) HPC / hybrid cluster / FPGA / Partial reconfiguration / / / /  
Reference Info. IEICE Tech. Rep., vol. 116, no. 210, RECONF2016-33, pp. 39-44, Sept. 2016.
Paper # RECONF2016-33 
Date of Issue 2016-08-29 (RECONF) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Notes on Review This article is a technical report without peer review, and its polished version will be published elsewhere.
Download PDF RECONF2016-33

Conference Information
Committee RECONF  
Conference Date 2016-09-05 - 2016-09-06 
Place (in Japanese) (See Japanese page) 
Place (in English) Univ. of Toyama 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Reconfigurable Systems, etc. 
Paper Information
Registration To RECONF 
Conference Code 2016-09-RECONF 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Concept of PC-FPGA Hybrid Cluster system by General-purpose FPGA board 
Sub Title (in English)  
Keyword(1) HPC  
Keyword(2) hybrid cluster  
Keyword(3) FPGA  
Keyword(4) Partial reconfiguration  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Keisuke Takano  
1st Author's Affiliation Okayama University of Science (Okayama Univ. of Science)
2nd Author's Name Akira Uejima  
2nd Author's Affiliation Okayama University of Science (Okayama Univ. of Science)
3rd Author's Name Ryo Ozaki  
3rd Author's Affiliation Okayama University of Science (Okayama Univ. of Science)
4th Author's Name Masaki Kohata  
4th Author's Affiliation Okayama University of Science (Okayama Univ. of Science)
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2016-09-06 10:30:00 
Presentation Time 25 minutes 
Registration for RECONF 
Paper # RECONF2016-33 
Volume (vol) vol.116 
Number (no) no.210 
Page pp.39-44 
#Pages
Date of Issue 2016-08-29 (RECONF) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan