IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2016-08-09 11:45
A study on t/m-bit mis-synchronization channel model and error control coding
Haruhiko Kaneko (Tokyo Tech) CPSY2016-21 DC2016-18
Abstract (in Japanese) (See Japanese page) 
(in English) It has been pointed out that high-density storage media, e.g., bit patterned media recording, and high-speed data transfers suffer from insertion/deletion errors caused by mis-synchronizations, as well as random errors induced by noises and signal interferences. Therefore, it is important to construct efficient insertion/deletion/substitution (IDS) error control codes. Existing IDS error control codes generally assume that insertion/deletion errors occur statistically independently, while in actual communication channel, it is natural to consider that the insertion/deletion errors are caused by accumulation of mis-synchronizations. To model such type of insertion/deletion errors, this paper defines an IDS channel in which the errors are expressed by $t/m$-bit insertion/deletion errors. An existing marker-based IDS error correcting code is applied to the IDS channel, and the decoded bit error rate (BER) is evaluated by simulation. The results show that the BER cannot be reduced sufficiently by straightforward application of the code, while the BER can be lowered by imposing a slight difference of clock periods between
transmitter and receiver.
Keyword (in Japanese) (See Japanese page) 
(in English) synchronization error / insertion/deletion error / BPM / forward-backward algorithm / LDPC code / / /  
Reference Info. IEICE Tech. Rep., vol. 116, no. 178, DC2016-18, pp. 7-14, Aug. 2016.
Paper # DC2016-18 
Date of Issue 2016-08-01 (CPSY), 2016-08-02 (DC) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF CPSY2016-21 DC2016-18

Conference Information
Committee CPSY DC IPSJ-ARC  
Conference Date 2016-08-08 - 2016-08-10 
Place (in Japanese) (See Japanese page) 
Place (in English) Kissei-Bunka-Hall (Matsumoto) 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Parallel, Distributed and Cooperative Processing 
Paper Information
Registration To DC 
Conference Code 2016-08-CPSY-DC-ARC 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) A study on t/m-bit mis-synchronization channel model and error control coding 
Sub Title (in English)  
Keyword(1) synchronization error  
Keyword(2) insertion/deletion error  
Keyword(3) BPM  
Keyword(4) forward-backward algorithm  
Keyword(5) LDPC code  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Haruhiko Kaneko  
1st Author's Affiliation Tokyo Institute of Technology (Tokyo Tech)
2nd Author's Name  
2nd Author's Affiliation ()
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2016-08-09 11:45:00 
Presentation Time 30 minutes 
Registration for DC 
Paper # CPSY2016-21, DC2016-18 
Volume (vol) vol.116 
Number (no) no.177(CPSY), no.178(DC) 
Page pp.131-138(CPSY), pp.7-14(DC) 
#Pages
Date of Issue 2016-08-01 (CPSY), 2016-08-02 (DC) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan