| 電子情報通信学会 研究会発表申込システム 講演論文 詳細 |
技報閲覧サービス [ログイン] 技報アーカイブ |
| トップに戻る | 前のページに戻る | [Japanese] / [English] |
| 講演抄録／キーワード | ||
| 講演名 | 2016-06-02 16:10 ［招待講演］Modeling and Measuring Vertical Interconnects with Impedance Control Over a Wide Frequency Range ○Kuan-Chung Lu・Tzyy-Sheng Horng（National Sun Yat-sen Univ.）  EMCJ2016-35 |
|
| 抄録 | （和） | The advantages of vertical interconnects include superior electrical transmissions for stacked dies, higher I/O density, and heterogeneous integration. Despite the shorter physical length and superior electrical properties of the vertical interconnects, the arrangement of corresponding grounding pins drastically affects the characteristic impedance, resulting in impedance mismatch during the propagation of signals, which leads to signal reflection. Therefore, to potentially overcome this disadvantage, this work endeavors to establish the analytical model of the vertical interconnects for improving the impedance matching design. The key approach is to use the method of image charges for analyzing the substrate parasitic capacitance between the signal pin and grounding pins of the vertical interconnect. The proposed physical models are capable of predicting accurately the changes in characteristic impedance of various grounding pin arrangements in the vertical interconnect, and based on the prediction results the optimal impedance-matching design can be found. In this work, two types of vertical interconnects, through-silicon via (TSV) and pogo pin, are compared for discussion. Two physical models, one for single-ended signaling and the other for differential signaling, are developed to analyze how changes in TSV pitch-to-diameter ratio affect the characteristic impedance. Moreover, the same physical models are utilized to predict the changes in characteristic impedance caused by the alteration in the substrate parasitic capacitance between signal pin and grounding pins, under the circumstance that the information through the pogo pins is transmitted by single-ended signals with four different types of symmetric grounding architecture. The experiment in this work aims to improve the traditional coplanar probe stations used for measuring vertical interconnects. Traditionally, to extract the frequency response of the vertical interconnects under test, complex de-embedding techniques are required to calibrate out the parasitic effects of the test vehicle. However, the effective calibration bandwidth is limited. In response to this disadvantage, this work develops a double-sided probe station and calibrates the station with the help of a zero-delay thru. This setup can avoid the complex de-embedding process to measure the high frequency electrical properties of vertical interconnects in a more direct, accurate, and rapid manner. Compared to traditional means, the proposed method significantly enhances the measurement bandwidth. Finally, comparisons of S-parameters among the modeled, EM-simulated and measured results for the TSV and pogo pin structures are obtained. The comparisons demonstrate very good agreement, thereby verifying the proposed physical modeling methods for the vertical interconnects over a wide frequency range. |
| （英） | The advantages of vertical interconnects include superior electrical transmissions for stacked dies, higher I/O density, and heterogeneous integration. Despite the shorter physical length and superior electrical properties of the vertical interconnects, the arrangement of corresponding grounding pins drastically affects the characteristic impedance, resulting in impedance mismatch during the propagation of signals, which leads to signal reflection. Therefore, to potentially overcome this disadvantage, this work endeavors to establish the analytical model of the vertical interconnects for improving the impedance matching design. The key approach is to use the method of image charges for analyzing the substrate parasitic capacitance between the signal pin and grounding pins of the vertical interconnect. The proposed physical models are capable of predicting accurately the changes in characteristic impedance of various grounding pin arrangements in the vertical interconnect, and based on the prediction results the optimal impedance-matching design can be found. In this work, two types of vertical interconnects, through-silicon via (TSV) and pogo pin, are compared for discussion. Two physical models, one for single-ended signaling and the other for differential signaling, are developed to analyze how changes in TSV pitch-to-diameter ratio affect the characteristic impedance. Moreover, the same physical models are utilized to predict the changes in characteristic impedance caused by the alteration in the substrate parasitic capacitance between signal pin and grounding pins, under the circumstance that the information through the pogo pins is transmitted by single-ended signals with four different types of symmetric grounding architecture. The experiment in this work aims to improve the traditional coplanar probe stations used for measuring vertical interconnects. Traditionally, to extract the frequency response of the vertical interconnects under test, complex de-embedding techniques are required to calibrate out the parasitic effects of the test vehicle. However, the effective calibration bandwidth is limited. In response to this disadvantage, this work develops a double-sided probe station and calibrates the station with the help of a zero-delay thru. This setup can avoid the complex de-embedding process to measure the high frequency electrical properties of vertical interconnects in a more direct, accurate, and rapid manner. Compared to traditional means, the proposed method significantly enhances the measurement bandwidth. Finally, comparisons of S-parameters among the modeled, EM-simulated and measured results for the TSV and pogo pin structures are obtained. The comparisons demonstrate very good agreement, thereby verifying the proposed physical modeling methods for the vertical interconnects over a wide frequency range. |
|
| キーワード | （和） | Vertical interconnect / through-silicon via / pogo pin / method of image charges / broadband physical model / double-sided probing system / / |
| （英） | Vertical interconnect / through-silicon via / pogo pin / method of image charges / broadband physical model / double-sided probing system / / | |
| 文献情報 | 信学技報, vol. 116, no. 72, EMCJ2016-35, pp. 57-62, 2016年6月. | |
| 資料番号 | EMCJ2016-35 | |
| 発行日 | 2016-05-26 (EMCJ) | |
| ISSN | Print edition: ISSN 0913-5685 Online edition: ISSN 2432-6380 | |
| 著作権に ついて |
技術研究報告に掲載された論文の著作権は電子情報通信学会に帰属します．(許諾番号：10GA0019/12GB0052/13GB0056/17GB0034/18GB0034) | |
| PDFダウンロード | EMCJ2016-35 |
|
| 研究会情報 | |
| 研究会 | EMCJ IEE-EMC IEE-MAG |
| 開催期間 | 2016-06-02 - 2016-06-03 |
| 開催地（和） | NTU (台湾) |
| 開催地（英） | NTU, Taiwan |
| テーマ（和） | EMC Joint Workshop, 2016, Taipei |
| テーマ（英） | EMC Joint Workshop, 2016, Taipei |
| 講演論文情報の詳細 | |
| 申込み研究会 | EMCJ |
| 会議コード | 2016-06-EMCJ-EMC-MAG |
| 本文の言語 | 英語 |
| タイトル（和） | |
| サブタイトル（和） | |
| タイトル（英） | Modeling and Measuring Vertical Interconnects with Impedance Control Over a Wide Frequency Range |
| サブタイトル（英） | |
| キーワード(1)（和/英） | Vertical interconnect / Vertical interconnect |
| キーワード(2)（和/英） | through-silicon via / through-silicon via |
| キーワード(3)（和/英） | pogo pin / pogo pin |
| キーワード(4)（和/英） | method of image charges / method of image charges |
| キーワード(5)（和/英） | broadband physical model / broadband physical model |
| キーワード(6)（和/英） | double-sided probing system / double-sided probing system |
| キーワード(7)（和/英） | / |
| キーワード(8)（和/英） | / |
| 第1著者 氏名（和/英/ヨミ） | Kuan-Chung Lu / Kuan-Chung Lu / |
| 第1著者 所属（和/英） | National Sun Yat-sen University (略称： National Sun Yat-sen Univ.) National Sun Yat-sen University (略称： National Sun Yat-sen Univ.) |
| 第2著者 氏名（和/英/ヨミ） | Tzyy-Sheng Horng / Tzyy-Sheng Horng / |
| 第2著者 所属（和/英） | National Sun Yat-sen University (略称： National Sun Yat-sen Univ.) National Sun Yat-sen University (略称： National Sun Yat-sen Univ.) |
| 第3著者 氏名（和/英/ヨミ） | / / |
| 第3著者 所属（和/英） | (略称： ) (略称： ) |
| 第4著者 氏名（和/英/ヨミ） | / / |
| 第4著者 所属（和/英） | (略称： ) (略称： ) |
| 第5著者 氏名（和/英/ヨミ） | / / |
| 第5著者 所属（和/英） | (略称： ) (略称： ) |
| 第6著者 氏名（和/英/ヨミ） | / / |
| 第6著者 所属（和/英） | (略称： ) (略称： ) |
| 第7著者 氏名（和/英/ヨミ） | / / |
| 第7著者 所属（和/英） | (略称： ) (略称： ) |
| 第8著者 氏名（和/英/ヨミ） | / / |
| 第8著者 所属（和/英） | (略称： ) (略称： ) |
| 第9著者 氏名（和/英/ヨミ） | / / |
| 第9著者 所属（和/英） | (略称： ) (略称： ) |
| 第10著者 氏名（和/英/ヨミ） | / / |
| 第10著者 所属（和/英） | (略称： ) (略称： ) |
| 第11著者 氏名（和/英/ヨミ） | / / |
| 第11著者 所属（和/英） | (略称： ) (略称： ) |
| 第12著者 氏名（和/英/ヨミ） | / / |
| 第12著者 所属（和/英） | (略称： ) (略称： ) |
| 第13著者 氏名（和/英/ヨミ） | / / |
| 第13著者 所属（和/英） | (略称： ) (略称： ) |
| 第14著者 氏名（和/英/ヨミ） | / / |
| 第14著者 所属（和/英） | (略称： ) (略称： ) |
| 第15著者 氏名（和/英/ヨミ） | / / |
| 第15著者 所属（和/英） | (略称： ) (略称： ) |
| 第16著者 氏名（和/英/ヨミ） | / / |
| 第16著者 所属（和/英） | (略称： ) (略称： ) |
| 第17著者 氏名（和/英/ヨミ） | / / |
| 第17著者 所属（和/英） | (略称： ) (略称： ) |
| 第18著者 氏名（和/英/ヨミ） | / / |
| 第18著者 所属（和/英） | (略称： ) (略称： ) |
| 講演者 | 第1著者 |
| 発表日時 | 2016-06-02 16:10:00 |
| 発表時間 | 50分 |
| 申込先研究会 | EMCJ |
| 資料番号 | EMCJ2016-35 |
| 巻番号（vol） | vol.116 |
| 号番号（no） | no.72 |
| ページ範囲 | pp.57-62 |
| ページ数 | 6 |
| 発行日 | 2016-05-26 (EMCJ) |
[研究会発表申込システムのトップページに戻る]