IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2016-05-19 13:00
FPGA Implementation of a Super-Resolution System
Taito Manabe, Yuichiro Shibata, Kiyoshi Oguri (Nagasaki Univ.) RECONF2016-5
Abstract (in Japanese) (See Japanese page) 
(in English) In this study, we implement a real-time super-resolution system for moving images using a convolutional neural network on an FPGA, and evaluate its performance.
Instead of pre-enlargement proposed in related works, we apply horizontal and/or vertical flips to network input images. This method prevents them from losing information, which enables super-resolution whose quality is superior to the system using pre-enlargement, even though the network scale and the size of filters are limited due to resource restriction of the FPGA.
Keyword (in Japanese) (See Japanese page) 
(in English) Super Resolution / Moving Images / Real-time / FPGA / Convolutional Neural Network / Deep Learning / /  
Reference Info. IEICE Tech. Rep., vol. 116, no. 53, RECONF2016-5, pp. 17-22, May 2016.
Paper # RECONF2016-5 
Date of Issue 2016-05-12 (RECONF) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF RECONF2016-5

Conference Information
Committee RECONF  
Conference Date 2016-05-19 - 2016-05-20 
Place (in Japanese) (See Japanese page) 
Place (in English) FUJITSU LAB. 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Reconfigurable Systems, etc. 
Paper Information
Registration To RECONF 
Conference Code 2016-05-RECONF 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) FPGA Implementation of a Super-Resolution System 
Sub Title (in English)  
Keyword(1) Super Resolution  
Keyword(2) Moving Images  
Keyword(3) Real-time  
Keyword(4) FPGA  
Keyword(5) Convolutional Neural Network  
Keyword(6) Deep Learning  
Keyword(7)  
Keyword(8)  
1st Author's Name Taito Manabe  
1st Author's Affiliation Nagasaki University (Nagasaki Univ.)
2nd Author's Name Yuichiro Shibata  
2nd Author's Affiliation Nagasaki University (Nagasaki Univ.)
3rd Author's Name Kiyoshi Oguri  
3rd Author's Affiliation Nagasaki University (Nagasaki Univ.)
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2016-05-19 13:00:00 
Presentation Time 20 minutes 
Registration for RECONF 
Paper # RECONF2016-5 
Volume (vol) vol.116 
Number (no) no.53 
Page pp.17-22 
#Pages
Date of Issue 2016-05-12 (RECONF) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan