IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2016-03-10 14:30
A Multiplier Architecture for Finite Field of 254bit-Prime Square Order Based on Pipelined 32bit Montgomery Multipliers
Yusuke Nagahama, Daisuke Fujimoto, Tsutomu Matsumoto (YNU) IT2015-116 ISEC2015-75 WBS2015-99
Abstract (in Japanese) (See Japanese page) 
(in English) Bilinear Pairing is a major tool to realize advanced cryptographic functionality such as searchable encryption, aggregate signature, proxy re-encryption, attribute-based and functional encryption. Pairing at 126bit security can be realized efficiently by using a BN curve over GF(p) with embedding degree 12, where p is a 254bit prime. Aiming at designing a superior hardware engine for the BN-curve based pairing computation including GF(p), GF(p^2), and GF(p^12) operations we propose a multiplier architecture for GF(p^2) based on pipelined 32bit Montgomery multipliers and evaluate the resultant performances.
Keyword (in Japanese) (See Japanese page) 
(in English) Cryptographic Hardware Architecture / Finite Field Multiplier / Montgomery Multiplication / Pipeline Implementation / Pairing Cryptography / / /  
Reference Info. IEICE Tech. Rep., vol. 115, no. 501, ISEC2015-75, pp. 95-100, March 2016.
Paper # ISEC2015-75 
Date of Issue 2016-03-03 (IT, ISEC, WBS) 
ISSN Print edition: ISSN 0913-5685  Online edition: ISSN 2432-6380
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF IT2015-116 ISEC2015-75 WBS2015-99

Conference Information
Committee IT ISEC WBS  
Conference Date 2016-03-10 - 2016-03-11 
Place (in Japanese) (See Japanese page) 
Place (in English) The University of Electro-Communications 
Topics (in Japanese) (See Japanese page) 
Topics (in English) joint meeting of IT, ISEC, and WBS 
Paper Information
Registration To ISEC 
Conference Code 2016-03-IT-ISEC-WBS 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) A Multiplier Architecture for Finite Field of 254bit-Prime Square Order Based on Pipelined 32bit Montgomery Multipliers 
Sub Title (in English)  
Keyword(1) Cryptographic Hardware Architecture  
Keyword(2) Finite Field Multiplier  
Keyword(3) Montgomery Multiplication  
Keyword(4) Pipeline Implementation  
Keyword(5) Pairing Cryptography  
1st Author's Name Yusuke Nagahama  
1st Author's Affiliation Yokohama National University (YNU)
2nd Author's Name Daisuke Fujimoto  
2nd Author's Affiliation Yokohama National University (YNU)
3rd Author's Name Tsutomu Matsumoto  
3rd Author's Affiliation Yokohama National University (YNU)
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Date Time 2016-03-10 14:30:00 
Presentation Time 25 
Registration for ISEC 
Paper # IEICE-IT2015-116,IEICE-ISEC2015-75,IEICE-WBS2015-99 
Volume (vol) IEICE-115 
Number (no) no.500(IT), no.501(ISEC), no.502(WBS) 
Page pp.95-100 
#Pages IEICE-6 
Date of Issue IEICE-IT-2016-03-03,IEICE-ISEC-2016-03-03,IEICE-WBS-2016-03-03 

[Return to Top Page]

[Return to IEICE Web Page]

The Institute of Electronics, Information and Communication Engineers (IEICE), Japan