IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2016-01-26 11:55
Modeling and Performance Verification of Embedded Software Sharing Resources with Least Laxity First Schedulers Using Extended Time Petri Nets
Takafumi Nakamura, Akio Nakata (Hiroshima City Univ.) MSS2015-59 SS2015-68
Abstract (in Japanese) (See Japanese page) 
(in English) In the development of embedded software which requires high reliability satisfaction of hard requirements for both computing resource and performance, it is useful to model the system’s behavior under specific computing resources and verify whether the system meet the performance requirements in the design phase of development. So far, we have proposed a method of verifying whether they meet the throughput requirements in the worst case by converting the behavioral specification of multi-tasking embedded system into an extended Time Petri Nets that can describe fixed priority scheduling and preemption. However, the method only supports fixed static priority and first-come-first-served schedulings. In recent years, the use of multiprocessing has increased in order to cope with requirements of both high performance and low power consumption. It is known that in the multiprocessor environment, Least Laxity First (LLF) scheduling is generally more effective. In this paper, we propose a modeling method of embedded software specification including LLF scheduler by extended Time Petri Nets. In the proposed modeling method, the model is simplified by making all tasks autonomously determine their priorities in resource acquisition. We evaluate the proposed method by applying it to performance verification of multi-tasking system specification including LLF schedulers.
Keyword (in Japanese) (See Japanese page) 
(in English) Embedded Software / Multiprocessor / Time Petri Nets / Performance Verification / Least Laxity First / / /  
Reference Info. IEICE Tech. Rep., vol. 115, no. 420, SS2015-68, pp. 135-140, Jan. 2016.
Paper # SS2015-68 
Date of Issue 2016-01-18 (MSS, SS) 
ISSN Print edition: ISSN 0913-5685  Online edition: ISSN 2432-6380
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF MSS2015-59 SS2015-68

Conference Information
Committee SS MSS  
Conference Date 2016-01-25 - 2016-01-26 
Place (in Japanese) (See Japanese page) 
Place (in English) Shiinoki-Geihin-Kan 
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To SS 
Conference Code 2016-01-SS-MSS 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Modeling and Performance Verification of Embedded Software Sharing Resources with Least Laxity First Schedulers Using Extended Time Petri Nets 
Sub Title (in English)  
Keyword(1) Embedded Software  
Keyword(2) Multiprocessor  
Keyword(3) Time Petri Nets  
Keyword(4) Performance Verification  
Keyword(5) Least Laxity First  
1st Author's Name Takafumi Nakamura  
1st Author's Affiliation Hiroshima City University (Hiroshima City Univ.)
2nd Author's Name Akio Nakata  
2nd Author's Affiliation Hiroshima City University (Hiroshima City Univ.)
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Date Time 2016-01-26 11:55:00 
Presentation Time 25 
Registration for SS 
Paper # IEICE-MSS2015-59,IEICE-SS2015-68 
Volume (vol) IEICE-115 
Number (no) no.419(MSS), no.420(SS) 
Page pp.135-140 
#Pages IEICE-6 
Date of Issue IEICE-MSS-2016-01-18,IEICE-SS-2016-01-18 

[Return to Top Page]

[Return to IEICE Web Page]

The Institute of Electronics, Information and Communication Engineers (IEICE), Japan