IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2016-01-19 11:05
FPGA routing structure based on H-Tree topology
Yuki ishii, Masato Ikebe, Qian Zhao, Motoki Amagasaki, Masahiro Iida, Morihiro Kuga, Toshinori Sueyoshi (Kumamoto Univ.) VLD2015-78 CPSY2015-110 RECONF2015-60
Abstract (in Japanese) (See Japanese page) 
(in English) FPGA(Fiele Programmable Gate Array) has many routing resources in order to provide the flexibility. These routing resources have large impact to the peformance of FPGA. The routing congestion causes competitive of signals and routing detours which degrade the peformance of FPGA. We have been found that the effect is small portion of the high fanout nets as the cause of wiring congestion, delay in the removal of them, it has also been reported that the area can be reduced. This is a study focusing on the high fanouts net is the cause of the wiring congestion, consider the FPGA routing structure of the high fanouts net based on H-Tree topology. As a result, if it is possible to reduce the number of tracks of the homogeneous structure by the H-Tree, homogeneous structure with a H-Tree wiring was found to be very effective.
Keyword (in Japanese) (See Japanese page) 
(in English) FPGA / routing structure / routing congestion / H-Tree topology / / / /  
Reference Info. IEICE Tech. Rep., vol. 115, no. 400, RECONF2015-60, pp. 7-12, Jan. 2016.
Paper # RECONF2015-60 
Date of Issue 2016-01-12 (VLD, CPSY, RECONF) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF VLD2015-78 CPSY2015-110 RECONF2015-60

Conference Information
Committee VLD CPSY RECONF IPSJ-SLDM IPSJ-ARC  
Conference Date 2016-01-19 - 2016-01-21 
Place (in Japanese) (See Japanese page) 
Place (in English) Hiyoshi Campus, Keio University 
Topics (in Japanese) (See Japanese page) 
Topics (in English) FPGA Applications, etc 
Paper Information
Registration To RECONF 
Conference Code 2016-01-VLD-CPSY-RECONF-SLDM-ARC 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) FPGA routing structure based on H-Tree topology 
Sub Title (in English)  
Keyword(1) FPGA  
Keyword(2) routing structure  
Keyword(3) routing congestion  
Keyword(4) H-Tree topology  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Yuki ishii  
1st Author's Affiliation Kumamoto University (Kumamoto Univ.)
2nd Author's Name Masato Ikebe  
2nd Author's Affiliation Kumamoto University (Kumamoto Univ.)
3rd Author's Name Qian Zhao  
3rd Author's Affiliation Kumamoto University (Kumamoto Univ.)
4th Author's Name Motoki Amagasaki  
4th Author's Affiliation Kumamoto University (Kumamoto Univ.)
5th Author's Name Masahiro Iida  
5th Author's Affiliation Kumamoto University (Kumamoto Univ.)
6th Author's Name Morihiro Kuga  
6th Author's Affiliation Kumamoto University (Kumamoto Univ.)
7th Author's Name Toshinori Sueyoshi  
7th Author's Affiliation Kumamoto University (Kumamoto Univ.)
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2016-01-19 11:05:00 
Presentation Time 25 minutes 
Registration for RECONF 
Paper # VLD2015-78, CPSY2015-110, RECONF2015-60 
Volume (vol) vol.115 
Number (no) no.398(VLD), no.399(CPSY), no.400(RECONF) 
Page pp.7-12 
#Pages
Date of Issue 2016-01-12 (VLD, CPSY, RECONF) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan