Paper Abstract and Keywords |
Presentation |
2015-12-14 16:15
Research and development of cellular neural network with a simplified structure
-- Operation verification by FPGA and variable resistance -- Hiroki Nakanishi, Ryuhei Morita, Yuki Koga, Nao Nakamura, Sumio Sugisaki, Tomoharu Yokoyama, Koki Watada, Tokiyoshi Matsuda, Mutsumi Kimura (Ryukoku Univ) EID2015-24 SDM2015-107 Link to ES Tech. Rep. Archives: EID2015-24 SDM2015-107 |
Abstract |
(in Japanese) |
(See Japanese page) |
(in English) |
(Not available yet) |
Keyword |
(in Japanese) |
(See Japanese page) |
(in English) |
/ / / / / / / |
Reference Info. |
IEICE Tech. Rep., vol. 115, no. 362, EID2015-24, pp. 65-68, Dec. 2015. |
Paper # |
EID2015-24 |
Date of Issue |
2015-12-07 (EID, SDM) |
ISSN |
Print edition: ISSN 0913-5685 Online edition: ISSN 2432-6380 |
Copyright and reproduction |
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034) |
Download PDF |
EID2015-24 SDM2015-107 Link to ES Tech. Rep. Archives: EID2015-24 SDM2015-107 |
Conference Information |
Committee |
EID SDM |
Conference Date |
2015-12-14 - 2015-12-14 |
Place (in Japanese) |
(See Japanese page) |
Place (in English) |
Ryukoku University, Avanti Kyoto Hall |
Topics (in Japanese) |
(See Japanese page) |
Topics (in English) |
Si and Si-related Materials and Devices, and Display Technology |
Paper Information |
Registration To |
EID |
Conference Code |
2015-12-EID-SDM |
Language |
Japanese |
Title (in Japanese) |
(See Japanese page) |
Sub Title (in Japanese) |
(See Japanese page) |
Title (in English) |
Research and development of cellular neural network with a simplified structure |
Sub Title (in English) |
Operation verification by FPGA and variable resistance |
Keyword(1) |
|
Keyword(2) |
|
Keyword(3) |
|
Keyword(4) |
|
Keyword(5) |
|
Keyword(6) |
|
Keyword(7) |
|
Keyword(8) |
|
1st Author's Name |
Hiroki Nakanishi |
1st Author's Affiliation |
Ryukoku University (Ryukoku Univ) |
2nd Author's Name |
Ryuhei Morita |
2nd Author's Affiliation |
Ryukoku University (Ryukoku Univ) |
3rd Author's Name |
Yuki Koga |
3rd Author's Affiliation |
Ryukoku University (Ryukoku Univ) |
4th Author's Name |
Nao Nakamura |
4th Author's Affiliation |
Ryukoku University (Ryukoku Univ) |
5th Author's Name |
Sumio Sugisaki |
5th Author's Affiliation |
Ryukoku University (Ryukoku Univ) |
6th Author's Name |
Tomoharu Yokoyama |
6th Author's Affiliation |
Ryukoku University (Ryukoku Univ) |
7th Author's Name |
Koki Watada |
7th Author's Affiliation |
Ryukoku University (Ryukoku Univ) |
8th Author's Name |
Tokiyoshi Matsuda |
8th Author's Affiliation |
Ryukoku University (Ryukoku Univ) |
9th Author's Name |
Mutsumi Kimura |
9th Author's Affiliation |
Ryukoku University (Ryukoku Univ) |
10th Author's Name |
|
10th Author's Affiliation |
() |
11th Author's Name |
|
11th Author's Affiliation |
() |
12th Author's Name |
|
12th Author's Affiliation |
() |
13th Author's Name |
|
13th Author's Affiliation |
() |
14th Author's Name |
|
14th Author's Affiliation |
() |
15th Author's Name |
|
15th Author's Affiliation |
() |
16th Author's Name |
|
16th Author's Affiliation |
() |
17th Author's Name |
|
17th Author's Affiliation |
() |
18th Author's Name |
|
18th Author's Affiliation |
() |
19th Author's Name |
|
19th Author's Affiliation |
() |
20th Author's Name |
|
20th Author's Affiliation |
() |
Speaker |
Author-1 |
Date Time |
2015-12-14 16:15:00 |
Presentation Time |
15 minutes |
Registration for |
EID |
Paper # |
EID2015-24, SDM2015-107 |
Volume (vol) |
vol.115 |
Number (no) |
no.362(EID), no.363(SDM) |
Page |
pp.65-68 |
#Pages |
4 |
Date of Issue |
2015-12-07 (EID, SDM) |
|