IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
... (for ESS/CS/ES/ISS)
Tech. Rep. Archives
... (for ES/CS)
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2015-12-03 11:40
Accuracy Analysis of Machine Learning based Performance Modeling for Microprocessors
Yoshihiro Tanaka, Takatsugu Ono, Koji Inoue (Kyushu Univ.)
Abstract (in Japanese) (See Japanese page) 
(in English) When designing a computer system, a system designer need to select an appropriate processor to satisfy design constraints if an application to be executed is determined in advance. It is quite costly to implement the application onto all of the processor candidates. One of the representative approaches to address the above problem is to estimate the application’s performance on each target processor by using performance models based on machine learning. Since its accuracy of depends on various kinds of factors such as quality of training data, machine learning algorithms and so on, it is necessary to choose an appropriate method for the modeling. In this paper, in order to reveal their requirements for accurate performance estimation, we analyze the accuracy of performance models by varying the architecture parameters used for training data and performance modeling method. The result shows that in order to realize accurate performance modeling, CPU clock frequency is necessary to be used in training data and a number of architecture parameters is required to be selected according to the performance modeling method.
Keyword (in Japanese) (See Japanese page) 
(in English) Performance Estimation / Machine Learning / Empirical Modeling / / / / /  
Reference Info. IEICE Tech. Rep., vol. 115, no. 342, CPSY2015-74, pp. 75-80, Dec. 2015.
Paper # CPSY2015-74 
Date of Issue 2015-11-24 (CPSY) 
ISSN Print edition: ISSN 0913-5685  Online edition: ISSN 2432-6380

Conference Information
Committee VLD DC IPSJ-SLDM CPSY RECONF ICD CPM  
Conference Date 2015-12-01 - 2015-12-03 
Place (in Japanese) (See Japanese page) 
Place (in English) Nagasaki Kinro Fukushi Kaikan 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Design Gaia 2015 -New Field of VLSI Design- 
Paper Information
Registration To CPSY 
Conference Code 2015-12-VLD-DC-SLDM-CPSY-RECONF-ICD-CPM 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Accuracy Analysis of Machine Learning based Performance Modeling for Microprocessors 
Sub Title (in English)  
Keyword(1) Performance Estimation  
Keyword(2) Machine Learning  
Keyword(3) Empirical Modeling  
Keyword(4)  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Yoshihiro Tanaka  
1st Author's Affiliation Kyushu University (Kyushu Univ.)
2nd Author's Name Takatsugu Ono  
2nd Author's Affiliation Kyushu University (Kyushu Univ.)
3rd Author's Name Koji Inoue  
3rd Author's Affiliation Kyushu University (Kyushu Univ.)
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker
Date Time 2015-12-03 11:40:00 
Presentation Time 25 
Registration for CPSY 
Paper # IEICE-CPSY2015-74 
Volume (vol) IEICE-115 
Number (no) no.342 
Page pp.75-80 
#Pages IEICE-6 
Date of Issue IEICE-CPSY-2015-11-24 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan