IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
... (for ESS/CS/ES/ISS)
Tech. Rep. Archives
... (for ES/CS)
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2015-12-03 13:45
Evaluation of Low-Voltage Characteristics of QDI model based Asynchronous VLSI
Ryuhei Tachika, Atsushi Kurokawa, Masashi Imai (Hirosaki Univ.)
Abstract (in Japanese) (See Japanese page) 
(in English) In synchronous circuits, it is needed to distribute an identical clock signal to the whole chip with a constant frequency. On the other hand, asynchronous circuits independently perform only when and where they are needed thanks to preparing timing signals per each element. As a result, they can achieve low power consumption and high dependability. In this research, asynchronous adder circuits and synchronous adder circuits are designed and compared using the 28nm process technology. Then, the advantages of asynchronous circuits under low-voltage environments are quantitatively evaluated by measurement of signal waves and shmoo plots.
Keyword (in Japanese) (See Japanese page) 
(in English) QDImodel / HSPICE / shmooplot / asynchronous / synchronous / VLSI / C-element /  
Reference Info. IEICE Tech. Rep., vol. 115, no. 338, VLD2015-67, pp. 189-194, Dec. 2015.
Paper # VLD2015-67 
Date of Issue 2015-11-24 (VLD, DC) 
ISSN Print edition: ISSN 0913-5685  Online edition: ISSN 2432-6380

Conference Information
Conference Date 2015-12-01 - 2015-12-03 
Place (in Japanese) (See Japanese page) 
Place (in English) Nagasaki Kinro Fukushi Kaikan 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Design Gaia 2015 -New Field of VLSI Design- 
Paper Information
Registration To VLD 
Conference Code 2015-12-VLD-DC-SLDM-CPSY-RECONF-ICD-CPM 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Evaluation of Low-Voltage Characteristics of QDI model based Asynchronous VLSI 
Sub Title (in English)  
Keyword(1) QDImodel  
Keyword(2) HSPICE  
Keyword(3) shmooplot  
Keyword(4) asynchronous  
Keyword(5) synchronous  
Keyword(6) VLSI  
Keyword(7) C-element  
1st Author's Name Ryuhei Tachika  
1st Author's Affiliation Hirosaki University (Hirosaki Univ.)
2nd Author's Name Atsushi Kurokawa  
2nd Author's Affiliation Hirosaki University (Hirosaki Univ.)
3rd Author's Name Masashi Imai  
3rd Author's Affiliation Hirosaki University (Hirosaki Univ.)
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Date Time 2015-12-03 13:45:00 
Presentation Time 25 
Registration for VLD 
Paper # IEICE-VLD2015-67,IEICE-DC2015-63 
Volume (vol) IEICE-115 
Number (no) no.338(VLD), no.339(DC) 
Page pp.189-194 
#Pages IEICE-6 
Date of Issue IEICE-VLD-2015-11-24,IEICE-DC-2015-11-24 

[Return to Top Page]

[Return to IEICE Web Page]

The Institute of Electronics, Information and Communication Engineers (IEICE), Japan