IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
... (for ESS/CS/ES/ISS)
Tech. Rep. Archives
... (for ES/CS)
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2015-12-03 10:10
High-level synthesis of an image-based human detection FPGA system with a machine learning technique
Ryo Fujita, Masahito Oishi, Yoshiki Hayashida, Yuichiro Shibata, Kiyoshi Oguri (Nagasaki Univ.)
Abstract (in Japanese) (See Japanese page) 
(in English) In this paper, we discuss an FPGA implementation of image-based human detection system using histograms of oriented gradients (HOG) features and AdaBoost classifiers. We implemented two systems, one in register transfer level (RTL) and the other with high level synthesis (HLS), and compared required FPGA resources, performance and productivity. We used Verilog-HDL and MaxCompiler for RTL implementation and HLS implementation, respectively. We confirmed that HLS provided an easier way for design space exploration, while more effective resource sharing was achieved by RTL design.
Keyword (in Japanese) (See Japanese page) 
(in English) HOG / AdaBoost / FPGA / high level synthesis / human detection / / /  
Reference Info. IEICE Tech. Rep., vol. 115, no. 343, RECONF2015-58, pp. 57-62, Dec. 2015.
Paper # RECONF2015-58 
Date of Issue 2015-11-24 (RECONF) 
ISSN Print edition: ISSN 0913-5685  Online edition: ISSN 2432-6380

Conference Information
Conference Date 2015-12-01 - 2015-12-03 
Place (in Japanese) (See Japanese page) 
Place (in English) Nagasaki Kinro Fukushi Kaikan 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Design Gaia 2015 -New Field of VLSI Design- 
Paper Information
Registration To RECONF 
Conference Code 2015-12-VLD-DC-SLDM-CPSY-RECONF-ICD-CPM 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) High-level synthesis of an image-based human detection FPGA system with a machine learning technique 
Sub Title (in English)  
Keyword(1) HOG  
Keyword(2) AdaBoost  
Keyword(3) FPGA  
Keyword(4) high level synthesis  
Keyword(5) human detection  
1st Author's Name Ryo Fujita  
1st Author's Affiliation Nagasaki University (Nagasaki Univ.)
2nd Author's Name Masahito Oishi  
2nd Author's Affiliation Nagasaki University (Nagasaki Univ.)
3rd Author's Name Yoshiki Hayashida  
3rd Author's Affiliation Nagasaki University (Nagasaki Univ.)
4th Author's Name Yuichiro Shibata  
4th Author's Affiliation Nagasaki University (Nagasaki Univ.)
5th Author's Name Kiyoshi Oguri  
5th Author's Affiliation Nagasaki University (Nagasaki Univ.)
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Date Time 2015-12-03 10:10:00 
Presentation Time 25 
Registration for RECONF 
Paper # IEICE-RECONF2015-58 
Volume (vol) IEICE-115 
Number (no) no.343 
Page pp.57-62 
#Pages IEICE-6 
Date of Issue IEICE-RECONF-2015-11-24 

[Return to Top Page]

[Return to IEICE Web Page]

The Institute of Electronics, Information and Communication Engineers (IEICE), Japan