IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
... (for ESS/CS/ES/ISS)
Tech. Rep. Archives
... (for ES/CS)
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2015-12-03 15:00
Easily-testable Carry Select Adder with Online Error Detection Capability
Nobutaka Kito (Chukyo Univ.)
Abstract (in Japanese) (See Japanese page) 
(in English) An easily testable multi-block carry select adder with online error detection capability is proposed. An easily testable carry select addition block is shown and its testability and error detection mechanism is discussed, and an easily testable multi-block carry select adder based on the addition block is proposed. The proposed multi-block adder is testable with 10 patterns independent of the bit-width of operands and the number of addition blocks. A test pattern generation method for the adder is shown. Any error of the adder caused by a single stuck-at fault can be detected by comparing the predicted parity of the adder result with the parity of the adder result and comparing the duplicated carry outputs.
Keyword (in Japanese) (See Japanese page) 
(in English) online error detection / carry select adder / design for testability / / / / /  
Reference Info. IEICE Tech. Rep., vol. 115, no. 339, DC2015-68, pp. 225-230, Dec. 2015.
Paper # DC2015-68 
Date of Issue 2015-11-24 (VLD, DC) 
ISSN Print edition: ISSN 0913-5685  Online edition: ISSN 2432-6380

Conference Information
Committee VLD DC IPSJ-SLDM CPSY RECONF ICD CPM  
Conference Date 2015-12-01 - 2015-12-03 
Place (in Japanese) (See Japanese page) 
Place (in English) Nagasaki Kinro Fukushi Kaikan 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Design Gaia 2015 -New Field of VLSI Design- 
Paper Information
Registration To DC 
Conference Code 2015-12-VLD-DC-SLDM-CPSY-RECONF-ICD-CPM 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Easily-testable Carry Select Adder with Online Error Detection Capability 
Sub Title (in English)  
Keyword(1) online error detection  
Keyword(2) carry select adder  
Keyword(3) design for testability  
Keyword(4)  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Nobutaka Kito  
1st Author's Affiliation Chukyo University (Chukyo Univ.)
2nd Author's Name  
2nd Author's Affiliation ()
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker
Date Time 2015-12-03 15:00:00 
Presentation Time 25 
Registration for DC 
Paper # IEICE-VLD2015-72,IEICE-DC2015-68 
Volume (vol) IEICE-115 
Number (no) no.338(VLD), no.339(DC) 
Page pp.225-230 
#Pages IEICE-6 
Date of Issue IEICE-VLD-2015-11-24,IEICE-DC-2015-11-24 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan