IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
... (for ESS/CS/ES/ISS)
Tech. Rep. Archives
... (for ES/CS)
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2015-12-02 15:00
Problems that occur in FPGAs communication -- Cautionary point of PCIe Gen3 --
Hirotaka Takayama, Yoshiki Yamaguchi (Tsukuba Univ.)
Abstract (in Japanese) (See Japanese page) 
(in English) The purpose of this study investigates of suppressed bandwidth problem of PCI-Express. This problem makes communication problems when building cluster system with multiple FPGAs.
Motherboard prepares six units for connecting the FPGA. Each motherboard use for evaluating of communicating between CPU and FPGA and between two FPGAs.
FPGA is connected to the PCI-Express slot on the host computer in the PCI-Express Gen3 x8.
The result of the evaluation, it confirmed that it has different performance in each motherboard. Communication between CPU and FPGA confirmed the throughput of up to 42.25[GT/s]. Communication between two FPGAs confirmed the throughput of up to 5.673[GB/s].
Keyword (in Japanese) (See Japanese page) 
(in English) PCI-Express / FPGA communcation / FPGA cluster / benchmark / / / /  
Reference Info. IEICE Tech. Rep., vol. 115, no. 343, RECONF2015-54, pp. 33-38, Dec. 2015.
Paper # RECONF2015-54 
Date of Issue 2015-11-24 (RECONF) 
ISSN Print edition: ISSN 0913-5685  Online edition: ISSN 2432-6380

Conference Information
Conference Date 2015-12-01 - 2015-12-03 
Place (in Japanese) (See Japanese page) 
Place (in English) Nagasaki Kinro Fukushi Kaikan 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Design Gaia 2015 -New Field of VLSI Design- 
Paper Information
Registration To RECONF 
Conference Code 2015-12-VLD-DC-SLDM-CPSY-RECONF-ICD-CPM 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Problems that occur in FPGAs communication 
Sub Title (in English) Cautionary point of PCIe Gen3 
Keyword(1) PCI-Express  
Keyword(2) FPGA communcation  
Keyword(3) FPGA cluster  
Keyword(4) benchmark  
1st Author's Name Hirotaka Takayama  
1st Author's Affiliation University of Tsukuba (Tsukuba Univ.)
2nd Author's Name Yoshiki Yamaguchi  
2nd Author's Affiliation University of Tsukuba (Tsukuba Univ.)
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Date Time 2015-12-02 15:00:00 
Presentation Time 25 
Registration for RECONF 
Paper # IEICE-RECONF2015-54 
Volume (vol) IEICE-115 
Number (no) no.343 
Page pp.33-38 
#Pages IEICE-6 
Date of Issue IEICE-RECONF-2015-11-24 

[Return to Top Page]

[Return to IEICE Web Page]

The Institute of Electronics, Information and Communication Engineers (IEICE), Japan