IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
... (for ESS/CS/ES/ISS)
Tech. Rep. Archives
... (for ES/CS)
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2015-12-02 14:55
[Invited Talk] EDA Research Activities in The University of Texas at Austin
Tetsuaki Matsunawa (Toshiba)
Abstract (in Japanese) (See Japanese page) 
(in English) International competition in EDA research is getting more intense.
In major international conference, such as DAC or ICCAD, the acceptance ratio of submitted papers is not more than 20 $sim$ 30 % which indicates severe competition in this research field.
There are many laboratories active in continuously getting many accepted papers from the conferences in universities in the United States.
They have crucial common elements.
One example is that the laboratories have attracted excellent talent in electrical and computer engineering from other countries.
Also, they are actively trying to find new research topics and novel solutions while establishing good collaboration with other universities, companies or national research institutes.
Besides, they continue improving their way of thinking, through discussion with the laboratory members, even when experimental results are not significant.
Then, eventually, they present research outcomes at the tough international conferences.
This lecture presents EDA research activities from the perspective of visiting scholar based on the experience of a collaborative research with The University of Texas at Austin for one-and-a-half years.
Keyword (in Japanese) (See Japanese page) 
(in English) Electronic Design Automation (EDA) / Design for Manufacturability (DFM) / Machine Learning / Computational Lithography / / / /  
Reference Info. IEICE Tech. Rep., vol. 115, no. 338, VLD2015-50, pp. 73-73, Dec. 2015.
Paper # VLD2015-50 
Date of Issue 2015-11-24 (VLD, DC) 
ISSN Print edition: ISSN 0913-5685  Online edition: ISSN 2432-6380

Conference Information
Committee VLD DC IPSJ-SLDM CPSY RECONF ICD CPM  
Conference Date 2015-12-01 - 2015-12-03 
Place (in Japanese) (See Japanese page) 
Place (in English) Nagasaki Kinro Fukushi Kaikan 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Design Gaia 2015 -New Field of VLSI Design- 
Paper Information
Registration To VLD 
Conference Code 2015-12-VLD-DC-SLDM-CPSY-RECONF-ICD-CPM 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) EDA Research Activities in The University of Texas at Austin 
Sub Title (in English)
Keyword(1) Electronic Design Automation (EDA)  
Keyword(2) Design for Manufacturability (DFM)  
Keyword(3) Machine Learning  
Keyword(4) Computational Lithography  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Tetsuaki Matsunawa  
1st Author's Affiliation Toshiba Corporation (Toshiba)
2nd Author's Name  
2nd Author's Affiliation ()
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker
Date Time 2015-12-02 14:55:00 
Presentation Time 30 
Registration for VLD 
Paper # IEICE-VLD2015-50,IEICE-DC2015-46 
Volume (vol) IEICE-115 
Number (no) no.338(VLD), no.339(DC) 
Page p.73 
#Pages IEICE-1 
Date of Issue IEICE-VLD-2015-11-24,IEICE-DC-2015-11-24 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan