IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
... (for ESS/CS/ES/ISS)
Tech. Rep. Archives
... (for ES/CS)
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2015-12-02 11:15
A Study of HW/SW Co-design Framework based on the Virtualization Technology
Qian Zhao, Motoki Amagasaki, Masahiro Iida, Morihiro Kuga, Toshinori Sueyoshi (Kumamoto Univ.)
Abstract (in Japanese) (See Japanese page) 
(in English) One challenge for the heterogeneous computing with the FPGA is to bridge the development gap between SW and HW design. The high level synthesis (HLS) technique allows producing hardware with high level languages like C. Design tools based on the HLS like Xilinx SDSoC and SDAccel are developed to speedup SW/HW co-designs. However, a developer still requires much circuit design skills to use these tools efficiently. In this paper, we propose a heterogeneous computing framework based on the virtual machine (VM) technology, namely hCODE. With the help of the virtualization, the HW and SW design can be totally separated. This brings multiple benefits like accelerating a program without modifying or recompiling it, and high portability and scalability across different HW and operating system.
Keyword (in Japanese) (See Japanese page) 
(in English) FPGA / HW/SW Co-design / Virtualization / / / / /  
Reference Info. IEICE Tech. Rep., vol. 115, no. 343, RECONF2015-52, pp. 21-26, Dec. 2015.
Paper # RECONF2015-52 
Date of Issue 2015-11-24 (RECONF) 
ISSN Print edition: ISSN 0913-5685  Online edition: ISSN 2432-6380

Conference Information
Conference Date 2015-12-01 - 2015-12-03 
Place (in Japanese) (See Japanese page) 
Place (in English) Nagasaki Kinro Fukushi Kaikan 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Design Gaia 2015 -New Field of VLSI Design- 
Paper Information
Registration To RECONF 
Conference Code 2015-12-VLD-DC-SLDM-CPSY-RECONF-ICD-CPM 
Language English (Japanese title is available) 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) A Study of HW/SW Co-design Framework based on the Virtualization Technology 
Sub Title (in English)  
Keyword(1) FPGA  
Keyword(2) HW/SW Co-design  
Keyword(3) Virtualization  
1st Author's Name Qian Zhao  
1st Author's Affiliation Kumamot University (Kumamoto Univ.)
2nd Author's Name Motoki Amagasaki  
2nd Author's Affiliation Kumamot University (Kumamoto Univ.)
3rd Author's Name Masahiro Iida  
3rd Author's Affiliation Kumamot University (Kumamoto Univ.)
4th Author's Name Morihiro Kuga  
4th Author's Affiliation Kumamot University (Kumamoto Univ.)
5th Author's Name Toshinori Sueyoshi  
5th Author's Affiliation Kumamot University (Kumamoto Univ.)
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Date Time 2015-12-02 11:15:00 
Presentation Time 25 
Registration for RECONF 
Paper # IEICE-RECONF2015-52 
Volume (vol) IEICE-115 
Number (no) no.343 
Page pp.21-26 
#Pages IEICE-6 
Date of Issue IEICE-RECONF-2015-11-24 

[Return to Top Page]

[Return to IEICE Web Page]

The Institute of Electronics, Information and Communication Engineers (IEICE), Japan