IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2015-11-01 10:35
Electronic Circuit Experiments of Double Covering Bifurcation of 2-Torus Quasi-Periodic Solution in Phase-Locked Loop Circuit
Kyohei Kamiyama, Tetsuro Endo (Meiji Univ.), Isao Imai (AIPHONE) NLP2015-118
Abstract (in Japanese) (See Japanese page) 
(in English) Double covering bifurcation of 2-torus quasi-periodic solution can be observed
in our electronic circuit experiment of a phase-locked loop circuit,
of which input RF signal is frequency modulated
by two asynchronous sinusoidal baseband signals.
We can observe both double covering and period doubling bifurcations
of discrete map on two different Poincare sections.
Two Poincare maps are easily obtained
by changing sampling timing from one baseband sinusoidal signal to the other one.
This result verifies that we can succeeded in observing double covering bifurcation of continuous flow.
Keyword (in Japanese) (See Japanese page) 
(in English) phase-locked loop circuit / quasi-periodic solution / double covering bifurcation / electronic circuit experiment / / / /  
Reference Info. IEICE Tech. Rep., vol. 115, no. 284, NLP2015-118, pp. 63-68, Oct. 2015.
Paper # NLP2015-118 
Date of Issue 2015-10-24 (NLP) 
ISSN Print edition: ISSN 0913-5685  Online edition: ISSN 2432-6380
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF NLP2015-118

Conference Information
Committee NLP  
Conference Date 2015-10-31 - 2015-11-01 
Place (in Japanese) (See Japanese page) 
Place (in English) Nobumoto Ohama Memorial Hall 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Nonlinear Problems, etc. 
Paper Information
Registration To NLP 
Conference Code 2015-10-NLP 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Electronic Circuit Experiments of Double Covering Bifurcation of 2-Torus Quasi-Periodic Solution in Phase-Locked Loop Circuit 
Sub Title (in English)  
Keyword(1) phase-locked loop circuit  
Keyword(2) quasi-periodic solution  
Keyword(3) double covering bifurcation  
Keyword(4) electronic circuit experiment  
1st Author's Name Kyohei Kamiyama  
1st Author's Affiliation Meiji University (Meiji Univ.)
2nd Author's Name Tetsuro Endo  
2nd Author's Affiliation Meiji University (Meiji Univ.)
3rd Author's Name Isao Imai  
3rd Author's Affiliation former AIPHONE employee (AIPHONE)
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Date Time 2015-11-01 10:35:00 
Presentation Time 25 
Registration for NLP 
Paper # IEICE-NLP2015-118 
Volume (vol) IEICE-115 
Number (no) no.284 
Page pp.63-68 
#Pages IEICE-6 
Date of Issue IEICE-NLP-2015-10-24 

[Return to Top Page]

[Return to IEICE Web Page]

The Institute of Electronics, Information and Communication Engineers (IEICE), Japan