IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2015-03-03 10:20
ILP Based Synthesis for Area-Efficient Soft-Error Tolerant Datapaths
Junghoon Oh, Mineo Kaneko (JAIST) VLD2014-164
Abstract (in Japanese) (See Japanese page) 
(in English) As the device size decreases, reliability degradation caused by soft-errors has become one of the greatest issues in VLSIs. In our previous study, we proposed a method to synthesize soft-error tolerant application-specific datapaths via high-level synthesis. Our method is based on a concurrent error detection and a retry mechanism for error detection and correction, and adopts speculative resource sharing between retry parts and secondary parts for hardware/time overhead mitigation. In this paper, we propose an integer linear programming-based solution for area-efficient soft-error tolerant datapath synthesis considering speculative resource sharing.
Keyword (in Japanese) (See Japanese page) 
(in English) integer linear programming / speculative resource sharing / redundancy / soft-error / high-level synthesis / / /  
Reference Info. IEICE Tech. Rep., vol. 114, no. 476, VLD2014-164, pp. 67-72, March 2015.
Paper # VLD2014-164 
Date of Issue 2015-02-23 (VLD) 
ISSN Print edition: ISSN 0913-5685  Online edition: ISSN 2432-6380
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF VLD2014-164

Conference Information
Committee VLD  
Conference Date 2015-03-02 - 2015-03-04 
Place (in Japanese) (See Japanese page) 
Place (in English) Okinawa Seinen Kaikan 
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To VLD 
Conference Code 2015-03-VLD 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) ILP Based Synthesis for Area-Efficient Soft-Error Tolerant Datapaths 
Sub Title (in English)  
Keyword(1) integer linear programming  
Keyword(2) speculative resource sharing  
Keyword(3) redundancy  
Keyword(4) soft-error  
Keyword(5) high-level synthesis  
1st Author's Name Junghoon Oh  
1st Author's Affiliation Japan Advanced Institute Science and Technology (JAIST)
2nd Author's Name Mineo Kaneko  
2nd Author's Affiliation Japan Advanced Institute Science and Technology (JAIST)
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Date Time 2015-03-03 10:20:00 
Presentation Time 25 
Registration for VLD 
Paper # IEICE-VLD2014-164 
Volume (vol) IEICE-114 
Number (no) no.476 
Page pp.67-72 
#Pages IEICE-6 
Date of Issue IEICE-VLD-2015-02-23 

[Return to Top Page]

[Return to IEICE Web Page]

The Institute of Electronics, Information and Communication Engineers (IEICE), Japan