IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2015-03-02 14:55
Symmetrical Routing based on Set-pair Routing and Mixed Integer Programming
Masato Ito, Qing Dong, Shigetoshi Nakatake (Univ. of Kitakyushu) VLD2014-157
Abstract (in Japanese) (See Japanese page) 
(in English) This paper proposes a routing algorithm of high routability focusing on symmetrical routing used in analog layout. In a perfect-symmetrical routing, the left-side is solved by a set-pair routing based on network flow and then the result is copied to the right-side. In most of real problems, however, a routing near the axis is not symmetrical. In this work, we introduce a mixed integer programming-based routing where the routability is theoretically proved. Because an integer programming has a defect for scalability, we apply it to a small-scale problem combining a set-pair routing. We demostrate that the proposed routing can efficiently solve real analog layout problems.
Keyword (in Japanese) (See Japanese page) 
(in English) Analog Layout Design / Set Pair Routing Problem / Mixed Integer Liner Programming / / / / /  
Reference Info. IEICE Tech. Rep., vol. 114, no. 476, VLD2014-157, pp. 25-30, March 2015.
Paper # VLD2014-157 
Date of Issue 2015-02-23 (VLD) 
ISSN Print edition: ISSN 0913-5685  Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF VLD2014-157

Conference Information
Committee VLD  
Conference Date 2015-03-02 - 2015-03-04 
Place (in Japanese) (See Japanese page) 
Place (in English) Okinawa Seinen Kaikan 
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To VLD 
Conference Code 2015-03-VLD 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Symmetrical Routing based on Set-pair Routing and Mixed Integer Programming 
Sub Title (in English)  
Keyword(1) Analog Layout Design  
Keyword(2) Set Pair Routing Problem  
Keyword(3) Mixed Integer Liner Programming  
Keyword(4)  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Masato Ito  
1st Author's Affiliation The University of Kitakyushu (Univ. of Kitakyushu)
2nd Author's Name Qing Dong  
2nd Author's Affiliation The University of Kitakyushu (Univ. of Kitakyushu)
3rd Author's Name Shigetoshi Nakatake  
3rd Author's Affiliation The University of Kitakyushu (Univ. of Kitakyushu)
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker
Date Time 2015-03-02 14:55:00 
Presentation Time 25 
Registration for VLD 
Paper # IEICE-VLD2014-157 
Volume (vol) IEICE-114 
Number (no) no.476 
Page pp.25-30 
#Pages IEICE-6 
Date of Issue IEICE-VLD-2015-02-23 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan