IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2015-01-30 13:20
Implementation of Sparse Matrix-Vector Multiplication on GPU and Its Application to the Conjugate Gradient Method
Shotaro Asano, Masato Inagi, Shinobu Nagayama, Shin'ichi Wakabayashi (Hiroshima City Univ.) VLD2014-141 CPSY2014-150 RECONF2014-74
Abstract (in Japanese) (See Japanese page) 
(in English) Numerical simulations are offten performed by converting complex partial differential equations into a system of discrete linear equations, and solving the system of linear equations.Therefore, the speed of numerical simulations depends on how fast a system of linear equations is solved.In this research, thus, we focus on the conjugate gradient method that is a solver of a system of linear equations, and experimentally evaluate its palarel implementation on a GPU to investigate how fast it is.Our previous research showed that matrix-vector products account for a large portion of the total computation time of the conjugate gradient method.In addition, matrices for a system of linear equations used for numerical simulations are usually very sparse.To compute the matrix-vector products efficiently, various representations for sparse matrices, such as COO and CSR, are used.In this paper, we implement matrix-vector products on a GPU and a CPU (in both single- and multi-thread implementations) using those representations,and compare their computation time to find out a representation appropriate for their implementations.In this paper, we also quantitatively evaluate how faster the conjugate gradient method is than existing one when the appropriate representation of sparse matrices is used.
Keyword (in Japanese) (See Japanese page) 
(in English) Simultaneous linear equations / Conjugate gradient method / Sparse matrix / GPU / / / /  
Reference Info. IEICE Tech. Rep., vol. 114, no. 427, CPSY2014-150, pp. 181-186, Jan. 2015.
Paper # CPSY2014-150 
Date of Issue 2015-01-22 (VLD, CPSY, RECONF) 
ISSN Print edition: ISSN 0913-5685  Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF VLD2014-141 CPSY2014-150 RECONF2014-74

Conference Information
Committee RECONF CPSY VLD IPSJ-SLDM  
Conference Date 2015-01-29 - 2015-01-30 
Place (in Japanese) (See Japanese page) 
Place (in English) Hiyoshi Campus, Keio University 
Topics (in Japanese) (See Japanese page) 
Topics (in English) FPGA Applications, etc 
Paper Information
Registration To CPSY 
Conference Code 2015-01-RECONF-CPSY-VLD-SLDM 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Implementation of Sparse Matrix-Vector Multiplication on GPU and Its Application to the Conjugate Gradient Method 
Sub Title (in English)  
Keyword(1) Simultaneous linear equations  
Keyword(2) Conjugate gradient method  
Keyword(3) Sparse matrix  
Keyword(4) GPU  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Shotaro Asano  
1st Author's Affiliation Hiroshima City University (Hiroshima City Univ.)
2nd Author's Name Masato Inagi  
2nd Author's Affiliation Hiroshima City University (Hiroshima City Univ.)
3rd Author's Name Shinobu Nagayama  
3rd Author's Affiliation Hiroshima City University (Hiroshima City Univ.)
4th Author's Name Shin'ichi Wakabayashi  
4th Author's Affiliation Hiroshima City University (Hiroshima City Univ.)
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker
Date Time 2015-01-30 13:20:00 
Presentation Time 20 
Registration for CPSY 
Paper # IEICE-VLD2014-141,IEICE-CPSY2014-150,IEICE-RECONF2014-74 
Volume (vol) IEICE-114 
Number (no) no.426(VLD), no.427(CPSY), no.428(RECONF) 
Page pp.181-186 
#Pages IEICE-6 
Date of Issue IEICE-VLD-2015-01-22,IEICE-CPSY-2015-01-22,IEICE-RECONF-2015-01-22 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan