IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
... (for ESS/CS/ES/ISS)
Tech. Rep. Archives
... (for ES/CS)
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2014-11-27 16:50
Accelerating finite field arithmetic with a suitable word size
Aiko Iwasaki, Yuichiro Shibata, Kiyoshi Oguri, Ryuichi Harasawa (Nagasaki Univ.) RECONF2014-44
Abstract (in Japanese) (See Japanese page) 
(in English) In this paper, we implement architecture to speed up $GF(2^m)$ arithmetic in Elliptic Curve Cryptography(ECC) systems as an accelerator of the soft-cores on field programmable gate arrays (FPGAs).
The number of arithmetic operations needed for the reduction processing for $GF(2^m)$ is influenced by the irreducible polynominal and the word size, so we implement the variable word size accelerator.
As a result of evaluation with it three applications, it is shown that performance is improvement to up to 10.2 times by changing the word size compared to the standard 32-bit word size.
We also implement a multiplier to use accelerator effectively on many applications.
From these results, advantage of our accelerator is shown by dividing the multiplication into several steps.
Keyword (in Japanese) (See Japanese page) 
(in English) FPGA / Finite field arithmetic / ECC / Accelerator / / / /  
Reference Info. IEICE Tech. Rep., vol. 114, no. 331, RECONF2014-44, pp. 57-61, Nov. 2014.
Paper # RECONF2014-44 
Date of Issue 2014-11-19 (RECONF) 
ISSN Print edition: ISSN 0913-5685  Online edition: ISSN 2432-6380
Download PDF RECONF2014-44

Conference Information
Conference Date 2014-11-26 - 2014-11-28 
Place (in Japanese) (See Japanese page) 
Place (in English) B-ConPlaza 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Design Gaia 2014 -New Field of VLSI Design- 
Paper Information
Registration To RECONF 
Conference Code 2014-11-VLD-DC-SLDM-CPSY-RECONF-ICD-CPM 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Accelerating finite field arithmetic with a suitable word size 
Sub Title (in English)  
Keyword(1) FPGA  
Keyword(2) Finite field arithmetic  
Keyword(3) ECC  
Keyword(4) Accelerator  
1st Author's Name Aiko Iwasaki  
1st Author's Affiliation Nagasaki University (Nagasaki Univ.)
2nd Author's Name Yuichiro Shibata  
2nd Author's Affiliation Nagasaki University (Nagasaki Univ.)
3rd Author's Name Kiyoshi Oguri  
3rd Author's Affiliation Nagasaki University (Nagasaki Univ.)
4th Author's Name Ryuichi Harasawa  
4th Author's Affiliation Nagasaki University (Nagasaki Univ.)
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Date Time 2014-11-27 16:50:00 
Presentation Time 25 
Registration for RECONF 
Paper # IEICE-RECONF2014-44 
Volume (vol) IEICE-114 
Number (no) no.331 
Page pp.57-61 
#Pages IEICE-5 
Date of Issue IEICE-RECONF-2014-11-19 

[Return to Top Page]

[Return to IEICE Web Page]

The Institute of Electronics, Information and Communication Engineers (IEICE), Japan