IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
... (for ESS/CS/ES/ISS)
Tech. Rep. Archives
... (for ES/CS)
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2014-11-26 16:40
A complex multiplier using two floating-point fused multiply-add unit
Yuhei Takata, Naofumi Takagi, Kazuyoshi Takagi (Kyoto Univ.) CPSY2014-76
Abstract (in Japanese) (See Japanese page) 
(in English) Complex operations are used in scientific computing and signal processing.
Floating-point complex multiplication is important because of frequent appearance in the Fast Fourier transform.
As AVX supported by Haswell, which is the latest Intel microarchitecture, and SIMD extension of floating-point multiply-add in SPARC64 IXfx,
most of processors support SIMD operation with floating-point fused multiply-add unit.
At the time, fused multiply-subtract and special load instruction are used for efficient complex multiplication.
This report proposes floating-point complex multiplier using two fused multiply-add unit.
Proposed multiplier executes floating-point complex multiply in single instruction with two fused multiply-add unit.
By using proposed method, floating-point complex multiplication is executed fast and energy-efficiently.
Because proposed method also enables floating-point fused dot product,
it is applicable to scientific computations and image processing including discrete cosine transform.
Keyword (in Japanese) (See Japanese page) 
(in English) floating-point complex multiplier / floating-point fused multiply-add unit / SIMD extension / two-term dot product / / / /  
Reference Info. IEICE Tech. Rep., vol. 114, no. 330, CPSY2014-76, pp. 25-29, Nov. 2014.
Paper # CPSY2014-76 
Date of Issue 2014-11-19 (CPSY) 
ISSN Print edition: ISSN 0913-5685  Online edition: ISSN 2432-6380
Download PDF CPSY2014-76

Conference Information
Conference Date 2014-11-26 - 2014-11-28 
Place (in Japanese) (See Japanese page) 
Place (in English) B-ConPlaza 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Design Gaia 2014 -New Field of VLSI Design- 
Paper Information
Registration To CPSY 
Conference Code 2014-11-VLD-DC-SLDM-CPSY-RECONF-ICD-CPM 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) A complex multiplier using two floating-point fused multiply-add unit 
Sub Title (in English)  
Keyword(1) floating-point complex multiplier  
Keyword(2) floating-point fused multiply-add unit  
Keyword(3) SIMD extension  
Keyword(4) two-term dot product  
1st Author's Name Yuhei Takata  
1st Author's Affiliation Kyoto University (Kyoto Univ.)
2nd Author's Name Naofumi Takagi  
2nd Author's Affiliation Kyoto University (Kyoto Univ.)
3rd Author's Name Kazuyoshi Takagi  
3rd Author's Affiliation Kyoto University (Kyoto Univ.)
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Date Time 2014-11-26 16:40:00 
Presentation Time 25 
Registration for CPSY 
Paper # IEICE-CPSY2014-76 
Volume (vol) IEICE-114 
Number (no) no.330 
Page pp.25-29 
#Pages IEICE-5 
Date of Issue IEICE-CPSY-2014-11-19 

[Return to Top Page]

[Return to IEICE Web Page]

The Institute of Electronics, Information and Communication Engineers (IEICE), Japan