IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2014-09-12 10:00
Evaluation of high performance computing platforms for embedded system
Jun Sato (NIT, Tsuruoka), Masafumi Ohta (CTC) SIS2014-62
Abstract (in Japanese) (See Japanese page) 
(in English) The importance of multi-core in embedded systems is increasing. Also, embedded systems are able to take advantage of high-performance computing architectures such as GPGPU and Many-Cores. Here, I evaluate the advanced architecture platform from the perspective of education of embedded systems.
Keyword (in Japanese) (See Japanese page) 
(in English) Embedded System / FPGA / GPGPU / Many-Cores / / / /  
Reference Info. IEICE Tech. Rep., vol. 114, no. 205, SIS2014-62, pp. 73-76, Sept. 2014.
Paper # SIS2014-62 
Date of Issue 2014-09-04 (SIS) 
ISSN Print edition: ISSN 0913-5685  Online edition: ISSN 2432-6380
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF SIS2014-62

Conference Information
Committee SIS IPSJ-AVM  
Conference Date 2014-09-11 - 2014-09-12 
Place (in Japanese) (See Japanese page) 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Intelligent Multimedia Systems, etc. 
Paper Information
Registration To SIS 
Conference Code 2014-09-SIS-AVM 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Evaluation of high performance computing platforms for embedded system 
Sub Title (in English)  
Keyword(1) Embedded System  
Keyword(2) FPGA  
Keyword(3) GPGPU  
Keyword(4) Many-Cores  
1st Author's Name Jun Sato  
1st Author's Affiliation National Institute of Technology, Tsuruoka College (NIT, Tsuruoka)
2nd Author's Name Masafumi Ohta  
2nd Author's Affiliation ITOCHU Techno-Solutions Corporation (CTC)
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Date Time 2014-09-12 10:00:00 
Presentation Time 20 
Registration for SIS 
Paper # IEICE-SIS2014-62 
Volume (vol) IEICE-114 
Number (no) no.205 
Page pp.73-76 
#Pages IEICE-4 
Date of Issue IEICE-SIS-2014-09-04 

[Return to Top Page]

[Return to IEICE Web Page]

The Institute of Electronics, Information and Communication Engineers (IEICE), Japan