IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2014-07-30 09:25
Instruction Execution Method towards Error Reduction of Neural Network Processing
Kazuma Koike, Shinya Takamaeda-Yamazaki, Jun Yao, Yasuhiko Nakashima (NAIST) CPSY2014-33
Abstract (in Japanese) (See Japanese page) 
(in English) Approximate Computing has attracted attention as a method for reducing power consumption in varies applications, such as machine learning and image processing.Approximate Computing architecture was proposed in preceding study which indicates that the more approximate instructions are increased,the more power consumption can be reduced.In this paper,we applied approximate computation to memory load address calculation that capable to increase amount of approximated instruction.Furthermore,we proposed a method of raising error tolerance by focusing on characteristic of Neural Network processing. As a result,we reduce number of precise instructions to 61%,and raise 5.4 times precise instruction’s contribution for error tolerance at most.
Keyword (in Japanese) (See Japanese page) 
(in English) Approximate Computing / Neural Network / Reliability / / / / /  
Reference Info. IEICE Tech. Rep., vol. 114, no. 155, CPSY2014-33, pp. 137-142, July 2014.
Paper # CPSY2014-33 
Date of Issue 2014-07-21 (CPSY) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF CPSY2014-33

Conference Information
Committee CPSY DC  
Conference Date 2014-07-28 - 2014-07-30 
Place (in Japanese) (See Japanese page) 
Place (in English) Toki Messe, Niigata 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Parallel, Distributed and Cooperative Processing 
Paper Information
Registration To CPSY 
Conference Code 2014-07-CPSY-DC 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Instruction Execution Method towards Error Reduction of Neural Network Processing 
Sub Title (in English)  
Keyword(1) Approximate Computing  
Keyword(2) Neural Network  
Keyword(3) Reliability  
Keyword(4)  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Kazuma Koike  
1st Author's Affiliation Nara Institute of Science and Technology (NAIST)
2nd Author's Name Shinya Takamaeda-Yamazaki  
2nd Author's Affiliation Nara Institute of Science and Technology (NAIST)
3rd Author's Name Jun Yao  
3rd Author's Affiliation Nara Institute of Science and Technology (NAIST)
4th Author's Name Yasuhiko Nakashima  
4th Author's Affiliation Nara Institute of Science and Technology (NAIST)
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2014-07-30 09:25:00 
Presentation Time 25 minutes 
Registration for CPSY 
Paper # CPSY2014-33 
Volume (vol) vol.114 
Number (no) no.155 
Page pp.137-142 
#Pages
Date of Issue 2014-07-21 (CPSY) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan