IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2014-07-11 13:00
Accelerating Boolean Matching of LUT-based Circuits using CEGAR method
Yusuke Matsunaga (Kyushu Univ.) CAS2014-38 VLD2014-47 SIP2014-59 MSS2014-38 SIS2014-38
Abstract (in Japanese) (See Japanese page) 
(in English) This paper describes an accelerating technique for Boolean matching of LUT-based circuits, which is based on CEGAR (counter example guided abstraction refinement) method. CEGAR reduces the search space drastically both on SAT and UNSAT instances.
Keyword (in Japanese) (See Japanese page) 
(in English) logic synthesis / technology mapping / FPGA / Boolean matching / CEGAR / SAT / /  
Reference Info. IEICE Tech. Rep., vol. 114, no. 123, VLD2014-47, pp. 201-206, July 2014.
Paper # VLD2014-47 
Date of Issue 2014-07-02 (CAS, VLD, SIP, MSS, SIS) 
ISSN Print edition: ISSN 0913-5685  Online edition: ISSN 2432-6380
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF CAS2014-38 VLD2014-47 SIP2014-59 MSS2014-38 SIS2014-38

Conference Information
Conference Date 2014-07-09 - 2014-07-11 
Place (in Japanese) (See Japanese page) 
Place (in English) Hokkaido University 
Topics (in Japanese) (See Japanese page) 
Topics (in English) System, signal processing and related topics 
Paper Information
Registration To VLD 
Conference Code 2014-07-CAS-SIP-MSS-VLD-SIS 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Accelerating Boolean Matching of LUT-based Circuits using CEGAR method 
Sub Title (in English)  
Keyword(1) logic synthesis  
Keyword(2) technology mapping  
Keyword(3) FPGA  
Keyword(4) Boolean matching  
Keyword(5) CEGAR  
Keyword(6) SAT  
1st Author's Name Yusuke Matsunaga  
1st Author's Affiliation Kyushu University (Kyushu Univ.)
2nd Author's Name  
2nd Author's Affiliation ()
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Date Time 2014-07-11 13:00:00 
Presentation Time 20 
Registration for VLD 
Paper # IEICE-CAS2014-38,IEICE-VLD2014-47,IEICE-SIP2014-59,IEICE-MSS2014-38,IEICE-SIS2014-38 
Volume (vol) IEICE-114 
Number (no) no.122(CAS), no.123(VLD), no.124(SIP), no.125(MSS), no.126(SIS) 
Page pp.201-206 
#Pages IEICE-6 
Date of Issue IEICE-CAS-2014-07-02,IEICE-VLD-2014-07-02,IEICE-SIP-2014-07-02,IEICE-MSS-2014-07-02,IEICE-SIS-2014-07-02 

[Return to Top Page]

[Return to IEICE Web Page]

The Institute of Electronics, Information and Communication Engineers (IEICE), Japan