IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2014-07-09 16:10
A Study on GPU Implementation of OFDM Transceiver using Dynamic Spectrum Access
Kosuke Tomita, Masahide Hatanaka, Takao Onoye (Osaka Univ.) CAS2014-17 VLD2014-26 SIP2014-38 MSS2014-17 SIS2014-17
Abstract (in Japanese) (See Japanese page) 
(in English) A software defined radio (SDR) implementation of OFDM transceiver
based on dynamic spectrum access (DSA) is proposed, which best
utilizes a parallel processing ability of GPU to cope with huge
computational cost. Convolutional coding process and Viterbi decoding
process, which inherently require sequential processing, are
reorganized into OFDM symbol basis to enable parallel
processing. Then, Interleaving, Sub-carrier modulation, and mapping
processes, which have an identical processing structure, are
integrated into single process to reduce processing
overhead. Moreover, the number of OFDM symbols to be processed in
parallel, which is required for enabling real-time processing, has
been derived, Consequently, 14 or more OFDM symbols and 21 or more
OFDM symbols should be processed in parallel at a transmitter and at a
receiver, respectively.
Keyword (in Japanese) (See Japanese page) 
(in English) DSA / SDR / OFDM / GPU / CUDA / / /  
Reference Info. IEICE Tech. Rep., vol. 114, no. 126, SIS2014-17, pp. 81-86, July 2014.
Paper # SIS2014-17 
Date of Issue 2014-07-02 (CAS, VLD, SIP, MSS, SIS) 
ISSN Print edition: ISSN 0913-5685  Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF CAS2014-17 VLD2014-26 SIP2014-38 MSS2014-17 SIS2014-17

Conference Information
Committee CAS SIP MSS VLD SIS  
Conference Date 2014-07-09 - 2014-07-11 
Place (in Japanese) (See Japanese page) 
Place (in English) Hokkaido University 
Topics (in Japanese) (See Japanese page) 
Topics (in English) System, signal processing and related topics 
Paper Information
Registration To SIS 
Conference Code 2014-07-CAS-SIP-MSS-VLD-SIS 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) A Study on GPU Implementation of OFDM Transceiver using Dynamic Spectrum Access 
Sub Title (in English)  
Keyword(1) DSA  
Keyword(2) SDR  
Keyword(3) OFDM  
Keyword(4) GPU  
Keyword(5) CUDA  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Kosuke Tomita  
1st Author's Affiliation Osaka University (Osaka Univ.)
2nd Author's Name Masahide Hatanaka  
2nd Author's Affiliation Osaka University (Osaka Univ.)
3rd Author's Name Takao Onoye  
3rd Author's Affiliation Osaka University (Osaka Univ.)
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker
Date Time 2014-07-09 16:10:00 
Presentation Time 20 
Registration for SIS 
Paper # IEICE-CAS2014-17,IEICE-VLD2014-26,IEICE-SIP2014-38,IEICE-MSS2014-17,IEICE-SIS2014-17 
Volume (vol) IEICE-114 
Number (no) no.122(CAS), no.123(VLD), no.124(SIP), no.125(MSS), no.126(SIS) 
Page pp.81-86 
#Pages IEICE-6 
Date of Issue IEICE-CAS-2014-07-02,IEICE-VLD-2014-07-02,IEICE-SIP-2014-07-02,IEICE-MSS-2014-07-02,IEICE-SIS-2014-07-02 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan