IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2014-01-30 14:50
A Method for Extracting Necessary Information for Performance Verification from Extended SysML Diagrams
Yusuke Motoie, Akio Nakata (Hiroshima City Univ.) MSS2013-55 SS2013-52
Abstract (in Japanese) (See Japanese page) 
(in English) Achieving performance requirements under severe resource constraints is one of the most important design issues in embedded system developments. Such developments will be made more efficient if we can verify whether the performance requirement is satisfied in early design phase. We formerly proposed a method for verifying whether a given behavioral (task graph level) specification of multitask software with its resource information such as processor, bus, etc. (called multitask behavioral specification) meet a given throughput performance requirement. However, the method can only deal with specification written in a peculiar language, and it is more desirable that we can verify performance of a specification written in some standard system specification such as UML. In this paper, we propose a method for extracting necessary information for performance verification from extended SysML, a standard system description language SysML extended with real-time constraints using UML MARTE style description, and converting it into the multitask behavioral specification. The necessary information for performance verification consists of ordering information among tasks, hardware resource usage information for each task, and the worst and the best case execution times for each task. To evaluate the proposed method, we convert some practical example of extended SysML into multitask behavioral specification, and compare their behavioral semantics.
Keyword (in Japanese) (See Japanese page) 
(in English) multitask software / SysML / performance verification / task graph / resource information / time constraints / /  
Reference Info. IEICE Tech. Rep., vol. 113, no. 422, SS2013-52, pp. 23-28, Jan. 2014.
Paper # SS2013-52 
Date of Issue 2014-01-23 (MSS, SS) 
ISSN Print edition: ISSN 0913-5685  Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF MSS2013-55 SS2013-52

Conference Information
Committee SS MSS  
Conference Date 2014-01-30 - 2014-01-31 
Place (in Japanese) (See Japanese page) 
Place (in English)  
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To SS 
Conference Code 2014-01-SS-MSS 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) A Method for Extracting Necessary Information for Performance Verification from Extended SysML Diagrams 
Sub Title (in English)  
Keyword(1) multitask software  
Keyword(2) SysML  
Keyword(3) performance verification  
Keyword(4) task graph  
Keyword(5) resource information  
Keyword(6) time constraints  
Keyword(7)  
Keyword(8)  
1st Author's Name Yusuke Motoie  
1st Author's Affiliation Hiroshima City University (Hiroshima City Univ.)
2nd Author's Name Akio Nakata  
2nd Author's Affiliation Hiroshima City University (Hiroshima City Univ.)
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker
Date Time 2014-01-30 14:50:00 
Presentation Time 25 
Registration for SS 
Paper # IEICE-MSS2013-55,IEICE-SS2013-52 
Volume (vol) IEICE-113 
Number (no) no.421(MSS), no.422(SS) 
Page pp.23-28 
#Pages IEICE-6 
Date of Issue IEICE-MSS-2014-01-23,IEICE-SS-2014-01-23 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan