IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2014-01-21 14:10
Implementation of Hierarchical Ant Colony Optimization on Multi-core Parallel Computer and Its Performance Evaluation -- Application to Rolling Stock Planning with Regular Inspection --
Yukiya Kitagawa, Yasutaka Tsuji (Kyushu Univ.), Masahiro Kuroda (Kubota) NLP2013-138
Abstract (in Japanese) (See Japanese page) 
(in English) We developed Hierarchical Ant Colony Optimization (H-ACO) for solving railway rolling stock planning. H-ACO uses several colonies and allocates them hierarchically. However, it requires a huge amount of computation time for calculation using large number of colonies. In this paper, we implement H-ACO in parallel computation environment with multi-core processor in order to reduce its computation time. The effectiveness of the proposed method is demonstrated through a numerical experiment.
Keyword (in Japanese) (See Japanese page) 
(in English) Ant Colony Optimization / Parallel Computing / OpenMP / Scheduling / Rolling Stock Planning / / /  
Reference Info. IEICE Tech. Rep., vol. 113, no. 383, NLP2013-138, pp. 51-55, Jan. 2014.
Paper # NLP2013-138 
Date of Issue 2014-01-14 (NLP) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF NLP2013-138

Conference Information
Committee NLP  
Conference Date 2014-01-21 - 2014-01-22 
Place (in Japanese) (See Japanese page) 
Place (in English) Niseko Park Hotel 
Topics (in Japanese) (See Japanese page) 
Topics (in English) General 
Paper Information
Registration To NLP 
Conference Code 2014-01-NLP 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Implementation of Hierarchical Ant Colony Optimization on Multi-core Parallel Computer and Its Performance Evaluation 
Sub Title (in English) Application to Rolling Stock Planning with Regular Inspection 
Keyword(1) Ant Colony Optimization  
Keyword(2) Parallel Computing  
Keyword(3) OpenMP  
Keyword(4) Scheduling  
Keyword(5) Rolling Stock Planning  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Yukiya Kitagawa  
1st Author's Affiliation Kyushu University (Kyushu Univ.)
2nd Author's Name Yasutaka Tsuji  
2nd Author's Affiliation Kyushu University (Kyushu Univ.)
3rd Author's Name Masahiro Kuroda  
3rd Author's Affiliation Kubota Company Limited (Kubota)
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2014-01-21 14:10:00 
Presentation Time 20 minutes 
Registration for NLP 
Paper # NLP2013-138 
Volume (vol) vol.113 
Number (no) no.383 
Page pp.51-55 
#Pages
Date of Issue 2014-01-14 (NLP) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan