| IEICE Technical Committee Submission System Conference Paper's Information |
Online Proceedings [Sign in] Tech. Rep. Archives |
| Go Top Page | Go Previous | [Japanese] / [English] |
| Paper Abstract and Keywords | ||
| Presentation | 2013-11-27 14:55 Evaluation of Via Programmable Device named VPEX using benchmark circuits Shota Ueguchi, Ryohei Hori, Taku Otani (Ritsumeikan Univ.), Masaya Yoshikawa (Meijyo Univ.), Takeshi Fujino (Ritsumeikan Univ.)  VLD2013-72 DC2013-38 |
|
| Abstract | (in Japanese) | (See Japanese page) |
| (in English) | Non-Recurring engineering cost including photo-mask cost increases with LSI process minimization. We have been studied via programmable logic architecture “VPEX” which can configure arbitrary logic functions by changing 3 via layers with other common layers. The latest VPEX architecture named “VPEX3” has a problem of large area penalty because of the wire congestion. In addition, the rising and falling transition time of configured D-FF is slow compared to that of ASIC. In the new architecture named “VPEX4”, the size of Logic Element (LE) is increased for implementing rich wiring resources. In addition, VPEX4 has modified the structure of DFF. In this paper, we have compared the performance between VPEX3 and 4 using Design Compiler as logic synthesis tool and Placer and Router CAD dedicated for VPEX. On the other hand, delay time of DFF is verified using Cadence’s Spectre. Consequently, the area of VPEX4 was greatly decreased than that of VPEX3 in the large benchmark circuits. On the other hand, delay time and power consumption of VPEX4 is as small as that of VPEX3. Concerning about the speed performance of DFF, the rising and falling time is decreased in the VPEX4 architecture. | |
| Keyword | (in Japanese) | (See Japanese page) |
| (in English) | Via Programmable / structured ASIC / Exclusive-OR / / / / / | |
| Reference Info. | IEICE Tech. Rep., vol. 113, no. 320, VLD2013-72, pp. 87-92, Nov. 2013. | |
| Paper # | VLD2013-72 | |
| Date of Issue | 2013-11-20 (VLD, DC) | |
| ISSN | Print edition: ISSN 0913-5685 Online edition: ISSN 2432-6380 | |
| Copyright and reproduction |
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034) | |
| Download PDF | VLD2013-72 DC2013-38 |
|
| Conference Information | |
| Committee | VLD DC IPSJ-SLDM CPSY RECONF ICD CPM |
| Conference Date | 2013-11-27 - 2013-11-29 |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | Design Gaia 2013 -New Field of VLSI Design- |
| Paper Information | |
| Registration To | VLD |
| Conference Code | 2013-11-VLD-DC-SLDM-CPSY-RECONF-ICD-CPM |
| Language | Japanese |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | Evaluation of Via Programmable Device named VPEX using benchmark circuits |
| Sub Title (in English) | |
| Keyword(1) | Via Programmable |
| Keyword(2) | structured ASIC |
| Keyword(3) | Exclusive-OR |
| Keyword(4) | |
| Keyword(5) | |
| Keyword(6) | |
| Keyword(7) | |
| Keyword(8) | |
| 1st Author's Name | Shota Ueguchi |
| 1st Author's Affiliation | Ritsumeikan University (Ritsumeikan Univ.) |
| 2nd Author's Name | Ryohei Hori |
| 2nd Author's Affiliation | Ritsumeikan University (Ritsumeikan Univ.) |
| 3rd Author's Name | Taku Otani |
| 3rd Author's Affiliation | Ritsumeikan University (Ritsumeikan Univ.) |
| 4th Author's Name | Masaya Yoshikawa |
| 4th Author's Affiliation | Meijyo University (Meijyo Univ.) |
| 5th Author's Name | Takeshi Fujino |
| 5th Author's Affiliation | Ritsumeikan University (Ritsumeikan Univ.) |
| 6th Author's Name | |
| 6th Author's Affiliation | () |
| 7th Author's Name | |
| 7th Author's Affiliation | () |
| 8th Author's Name | |
| 8th Author's Affiliation | () |
| 9th Author's Name | |
| 9th Author's Affiliation | () |
| 10th Author's Name | |
| 10th Author's Affiliation | () |
| 11th Author's Name | |
| 11th Author's Affiliation | () |
| 12th Author's Name | |
| 12th Author's Affiliation | () |
| 13th Author's Name | |
| 13th Author's Affiliation | () |
| 14th Author's Name | |
| 14th Author's Affiliation | () |
| 15th Author's Name | |
| 15th Author's Affiliation | () |
| 16th Author's Name | |
| 16th Author's Affiliation | () |
| 17th Author's Name | |
| 17th Author's Affiliation | () |
| 18th Author's Name | |
| 18th Author's Affiliation | () |
| Speaker | Author-1 |
| Date Time | 2013-11-27 14:55:00 |
| Presentation Time | 25 minutes |
| Registration for | VLD |
| Paper # | VLD2013-72, DC2013-38 |
| Volume (vol) | vol.113 |
| Number (no) | no.320(VLD), no.321(DC) |
| Page | pp.87-92 |
| #Pages | 6 |
| Date of Issue | 2013-11-20 (VLD, DC) |
[Return to Top Page]