IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2013-03-05 15:35
[Memorial Lecture] Line Sharing Cache: Exploring Cache Capacity with Frequent Line Value Locality
Keitarou Oka, Hiroshi Sasaki, Koji Inoue (Kyushu Univ.) VLD2012-151
Abstract (in Japanese) (See Japanese page) 
(in English) This paper proposes a new last level cache architecture called line sharing cache (LSC),
which can reduce the number of cache misses without increasing the size of the cache memory.
LSC stores lines which contain the identical value in a single line entry, which enables to store
greater amount of lines. Evaluation results show performance improvements of up to 35% across a
set of SPEC CPU2000 benchmarks.
Keyword (in Japanese) (See Japanese page) 
(in English) Frequent value locality / Cache memory / Compression / / / / /  
Reference Info. IEICE Tech. Rep., vol. 112, no. 451, VLD2012-151, pp. 89-89, March 2013.
Paper # VLD2012-151 
Date of Issue 2013-02-25 (VLD) 
ISSN Print edition: ISSN 0913-5685  Online edition: ISSN 2432-6380
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF VLD2012-151

Conference Information
Committee VLD  
Conference Date 2013-03-04 - 2013-03-06 
Place (in Japanese) (See Japanese page) 
Place (in English) Okinawa Seinen Kaikan 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Design Technology for System-on-Silicon 
Paper Information
Registration To VLD 
Conference Code 2013-03-VLD 
Language English 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Line Sharing Cache: Exploring Cache Capacity with Frequent Line Value Locality 
Sub Title (in English)  
Keyword(1) Frequent value locality  
Keyword(2) Cache memory  
Keyword(3) Compression  
1st Author's Name Keitarou Oka  
1st Author's Affiliation Kyushu University (Kyushu Univ.)
2nd Author's Name Hiroshi Sasaki  
2nd Author's Affiliation Kyushu University (Kyushu Univ.)
3rd Author's Name Koji Inoue  
3rd Author's Affiliation Kyushu University (Kyushu Univ.)
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Date Time 2013-03-05 15:35:00 
Presentation Time 25 
Registration for VLD 
Paper # IEICE-VLD2012-151 
Volume (vol) IEICE-112 
Number (no) no.451 
Page p.89 
#Pages IEICE-1 
Date of Issue IEICE-VLD-2013-02-25 

[Return to Top Page]

[Return to IEICE Web Page]

The Institute of Electronics, Information and Communication Engineers (IEICE), Japan