IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2013-03-05 14:55
A Parallel Global Routing Method Sharing Routing Regions for Multi-Core Processors
Yasuhiro Shintani, Masato Inagi, Shinobu Nagayama, Shin'ichi Wakabayashi (Hiroshima City Univ.) VLD2012-150
Abstract (in Japanese) (See Japanese page) 
(in English) Parallel routing methods using various parallel computing environments have been proposed in existing studies for reducing routing design time in LSI design process. In this study, we choose a multi-core processor from these computing environments, and propose a multi-threaded parallel routing algorithm. In the proposed method, first, threads are created and the nets of the target netlist are equally distributed to the threads. Sharing the routing regions, each of the threads searches a candidate path of a net in parallel without synchronization. Then, each thread exclusively writes a candidate path to the routing regions as a determined path. Although the exclusive control is necessary when updating the routing regions, this asynchronous parallel routing reduces the wait time of the threads. If a candidate path of a net does not satisfy the constraints due to the asynchronous parallel routing, the net is re-routed. In experiments, we confirmed that our proposed method running on an 8-core processor was 7.1 times as fast as the sequential execution. In addition, we also confirmed that the routing quality was not degraded compared to the sequential execution.
Keyword (in Japanese) (See Japanese page) 
(in English) LSI / Routing design / Multi-core processors / Multi-thread / / / /  
Reference Info. IEICE Tech. Rep., vol. 112, no. 451, VLD2012-150, pp. 83-88, March 2013.
Paper # VLD2012-150 
Date of Issue 2013-02-25 (VLD) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF VLD2012-150

Conference Information
Committee VLD  
Conference Date 2013-03-04 - 2013-03-06 
Place (in Japanese) (See Japanese page) 
Place (in English) Okinawa Seinen Kaikan 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Design Technology for System-on-Silicon 
Paper Information
Registration To VLD 
Conference Code 2013-03-VLD 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) A Parallel Global Routing Method Sharing Routing Regions for Multi-Core Processors 
Sub Title (in English)  
Keyword(1) LSI  
Keyword(2) Routing design  
Keyword(3) Multi-core processors  
Keyword(4) Multi-thread  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Yasuhiro Shintani  
1st Author's Affiliation Hiroshima City University (Hiroshima City Univ.)
2nd Author's Name Masato Inagi  
2nd Author's Affiliation Hiroshima City University (Hiroshima City Univ.)
3rd Author's Name Shinobu Nagayama  
3rd Author's Affiliation Hiroshima City University (Hiroshima City Univ.)
4th Author's Name Shin'ichi Wakabayashi  
4th Author's Affiliation Hiroshima City University (Hiroshima City Univ.)
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2013-03-05 14:55:00 
Presentation Time 25 minutes 
Registration for VLD 
Paper # VLD2012-150 
Volume (vol) vol.112 
Number (no) no.451 
Page pp.83-88 
#Pages
Date of Issue 2013-02-25 (VLD) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan