Paper Abstract and Keywords |
Presentation |
2013-01-17 10:00
FPGA-based Implementation of Sliding-Window Aggregates over Disordered Data Streams Yasin Oge, Masato Yoshimi (Univ. of Electro-Comm.), Takefumi Miyoshi (e-trees), Hideyuki Kawashima (Univ. of Tsukuba), Hidetsugu Irie, Tsutomu Yoshinaga (Univ. of Electro-Comm.) VLD2012-125 CPSY2012-74 RECONF2012-79 |
Abstract |
(in Japanese) |
(See Japanese page) |
(in English) |
This paper proposes an order-agnostic implementation of sliding-window aggregate queries on an FPGA. Instead of buffering and reordering input tuples, the proposed approach can handle bounded disorder by using punctuations. This significantly reduces the input-to-output latency as all tuples can be processed in arrival order. The proposed approach is used to implement an example query on an FPGA, and it is demonstrated that the proposed implementation can achieve over 150M tuples/sec processing performance with low latency. |
Keyword |
(in Japanese) |
(See Japanese page) |
(in English) |
data stream processing / disordered data / sliding window / aggregation / stream punctuation / FPGA / / |
Reference Info. |
IEICE Tech. Rep., vol. 112, no. 376, CPSY2012-74, pp. 105-110, Jan. 2013. |
Paper # |
CPSY2012-74 |
Date of Issue |
2013-01-09 (VLD, CPSY, RECONF) |
ISSN |
Print edition: ISSN 0913-5685 Online edition: ISSN 2432-6380 |
Copyright and reproduction |
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034) |
Download PDF |
VLD2012-125 CPSY2012-74 RECONF2012-79 |
|