IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
... (for ESS/CS/ES/ISS)
Tech. Rep. Archives
... (for ES/CS)
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2013-01-16 14:10
Optimal Design and Performance Evaluation of Residue Arithmetic Circuits with a Binary Coding of Signed-Digit Number
Takuya Kobayashi, Kazuhiro Motegi, Shugang Wei (Gunma Univ.)
Abstract (in Japanese) (See Japanese page) 
(in English) Signed-Digit (SD) has a redundancy by using \{-1,0,1\}.
By applying the redundant binary representation to arithmetic circuits, arithmetic operations provide high performance.
In order to use the SD number into the arithmetic circuits, binary coding for the SD number is necessary.
Combinations of the binary code have a great influence on the performance of arithmetic circuits.
In this paper, we consider the most optimal mapping of the binary code to the SD number for arithmetic circuits.
From the experimental results, we have the most optimal combination of binary code for the modular SD adders and multipliers .
Keyword (in Japanese) (See Japanese page) 
(in English) Signed-Digit(SD) number / residue number system / SD modulo addition / SD modulo multiplication / Binary coding / / /  
Reference Info. IEICE Tech. Rep., vol. 112, no. 375, VLD2012-114, pp. 39-44, Jan. 2013.
Paper # VLD2012-114 
Date of Issue 2013-01-09 (VLD, CPSY, RECONF) 
ISSN Print edition: ISSN 0913-5685  Online edition: ISSN 2432-6380

Conference Information
Committee CPSY VLD RECONF IPSJ-SLDM  
Conference Date 2013-01-16 - 2013-01-17 
Place (in Japanese) (See Japanese page) 
Place (in English)  
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To VLD 
Conference Code 2013-01-CPSY-VLD-RECONF-SLDM 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Optimal Design and Performance Evaluation of Residue Arithmetic Circuits with a Binary Coding of Signed-Digit Number 
Sub Title (in English)  
Keyword(1) Signed-Digit(SD) number  
Keyword(2) residue number system  
Keyword(3) SD modulo addition  
Keyword(4) SD modulo multiplication  
Keyword(5) Binary coding  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Takuya Kobayashi  
1st Author's Affiliation Gunma University (Gunma Univ.)
2nd Author's Name Kazuhiro Motegi  
2nd Author's Affiliation Gunma University (Gunma Univ.)
3rd Author's Name Shugang Wei  
3rd Author's Affiliation Gunma University (Gunma Univ.)
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker
Date Time 2013-01-16 14:10:00 
Presentation Time 25 
Registration for VLD 
Paper # IEICE-VLD2012-114,IEICE-CPSY2012-63,IEICE-RECONF2012-68 
Volume (vol) IEICE-112 
Number (no) no.375(VLD), no.376(CPSY), no.377(RECONF) 
Page pp.39-44 
#Pages IEICE-6 
Date of Issue IEICE-VLD-2013-01-09,IEICE-CPSY-2013-01-09,IEICE-RECONF-2013-01-09 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan