IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2012-12-18 09:55
A Stable Chip-ID Generating Physical Uncloneable Function Using Random Address Errors in SRAM
Hidehiro Fujiwara, Makoto Yabuuchi, Yasumasa Tsukamoto, Hirofumi Nakano, Toru Owada, Hiroyuki Kawai, Koji Nii (Renesas) ICD2012-114 Link to ES Tech. Rep. Archives: ICD2012-114
Abstract (in Japanese) (See Japanese page) 
(in English) (Not available yet)
Keyword (in Japanese) (See Japanese page) 
(in English) / / / / / / /  
Reference Info. IEICE Tech. Rep., vol. 112, no. 365, ICD2012-114, pp. 91-95, Dec. 2012.
Paper # ICD2012-114 
Date of Issue 2012-12-10 (ICD) 
ISSN Print edition: ISSN 0913-5685  Online edition: ISSN 2432-6380
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF ICD2012-114 Link to ES Tech. Rep. Archives: ICD2012-114

Conference Information
Committee ICD  
Conference Date 2012-12-17 - 2012-12-18 
Place (in Japanese) (See Japanese page) 
Place (in English) Tokyo Tech Front 
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To ICD 
Conference Code 2012-12-ICD 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) A Stable Chip-ID Generating Physical Uncloneable Function Using Random Address Errors in SRAM 
Sub Title (in English)  
1st Author's Name Hidehiro Fujiwara  
1st Author's Affiliation Renesas Electronics (Renesas)
2nd Author's Name Makoto Yabuuchi  
2nd Author's Affiliation Renesas Electronics (Renesas)
3rd Author's Name Yasumasa Tsukamoto  
3rd Author's Affiliation Renesas Electronics (Renesas)
4th Author's Name Hirofumi Nakano  
4th Author's Affiliation Renesas Electronics (Renesas)
5th Author's Name Toru Owada  
5th Author's Affiliation Renesas Electronics (Renesas)
6th Author's Name Hiroyuki Kawai  
6th Author's Affiliation Renesas Electronics (Renesas)
7th Author's Name Koji Nii  
7th Author's Affiliation Renesas Electronics (Renesas)
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Date Time 2012-12-18 09:55:00 
Presentation Time 25 
Registration for ICD 
Paper # IEICE-ICD2012-114 
Volume (vol) IEICE-112 
Number (no) no.365 
Page pp.91-95 
#Pages IEICE-5 
Date of Issue IEICE-ICD-2012-12-10 

[Return to Top Page]

[Return to IEICE Web Page]

The Institute of Electronics, Information and Communication Engineers (IEICE), Japan