IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2012-11-28 11:20
High Sensitive Detection of Low S/N ratio Signal by Bistable Potential Circuit
Hisaaki Kanai, Wen Li, Kengo Imagawa, Masami Makuuchi, Yutaka Uematsu, Hideki Osaka (Hitachi, Ltd.) VLD2012-93 DC2012-59
Abstract (in Japanese) (See Japanese page) 
(in English) Stochastic resonance (SR), a phenomenon that signals can be enhanced with especial noise strength in a non-linear system, is focused as a method of sensitively detecting weak signals in a heavy noise environment. In this work, in order to sensitively detect high-speed aperiodic signals, a non-linear circuit based on overdampd Langevin equation and simple bistable potential is designed and experimented. In the results, SR phenomenon was confirmed and signal detecting ratio was improved at aperiodic signal of 10 to 100 kb/s bit rate when signal-to ratio is below 1. The higher speed of the designed circuit can be expected by increasing integrator gain of the main element in the non-linear circuit.
Keyword (in Japanese) (See Japanese page) 
(in English) stochastic resonance / bistable potential / non-linear / / / / /  
Reference Info. IEICE Tech. Rep., vol. 112, no. 320, VLD2012-93, pp. 195-200, Nov. 2012.
Paper # VLD2012-93 
Date of Issue 2012-11-19 (VLD, DC) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF VLD2012-93 DC2012-59

Conference Information
Committee VLD DC IPSJ-SLDM CPSY RECONF ICD CPM  
Conference Date 2012-11-26 - 2012-11-28 
Place (in Japanese) (See Japanese page) 
Place (in English) Centennial Hall Kyushu University School of Medicine 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Design Gaia 2012 -New Field of VLSI Design- 
Paper Information
Registration To VLD 
Conference Code 2012-11-VLD-DC-SLDM-CPSY-RECONF-ICD-CPM 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) High Sensitive Detection of Low S/N ratio Signal by Bistable Potential Circuit 
Sub Title (in English)  
Keyword(1) stochastic resonance  
Keyword(2) bistable potential  
Keyword(3) non-linear  
Keyword(4)  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Hisaaki Kanai  
1st Author's Affiliation Hitachi, Ltd. (Hitachi, Ltd.)
2nd Author's Name Wen Li  
2nd Author's Affiliation Hitachi, Ltd. (Hitachi, Ltd.)
3rd Author's Name Kengo Imagawa  
3rd Author's Affiliation Hitachi, Ltd. (Hitachi, Ltd.)
4th Author's Name Masami Makuuchi  
4th Author's Affiliation Hitachi, Ltd. (Hitachi, Ltd.)
5th Author's Name Yutaka Uematsu  
5th Author's Affiliation Hitachi, Ltd. (Hitachi, Ltd.)
6th Author's Name Hideki Osaka  
6th Author's Affiliation Hitachi, Ltd. (Hitachi, Ltd.)
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2012-11-28 11:20:00 
Presentation Time 25 minutes 
Registration for VLD 
Paper # VLD2012-93, DC2012-59 
Volume (vol) vol.112 
Number (no) no.320(VLD), no.321(DC) 
Page pp.195-200 
#Pages
Date of Issue 2012-11-19 (VLD, DC) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan