IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2012-11-27 10:55
A Behavioral Synthesis Method for Asynchronous Pipelined Circuits with Bundled-data Implementation
Naohiro Hamada, Hiroshi Saito (The Univ. of Aizu) VLD2012-77 DC2012-43
Abstract (in Japanese) (See Japanese page) 
(in English) In this paper, we propose behavioral synthesis methods for asynchronous pipelined circuits with bundled-data implementation. Proposed methods synthesize asynchronous pipelined circuits with two different schemes.
One is a behavioral synthesis method which considers characteristics of asynchronous pipelined circuits. Another is a combination of a data-path synthesis for synchronous pipelined circuits and a control synthesis for asynchronous pipelined circuits. Through the synthesis of several benchmarks, we evaluate the effectiveness of two proposed methods.
Keyword (in Japanese) (See Japanese page) 
(in English) Asynchronous pipelined circuits / Behavioral synthesis / / / / / /  
Reference Info. IEICE Tech. Rep., vol. 112, no. 320, VLD2012-77, pp. 105-110, Nov. 2012.
Paper # VLD2012-77 
Date of Issue 2012-11-19 (VLD, DC) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF VLD2012-77 DC2012-43

Conference Information
Committee VLD DC IPSJ-SLDM CPSY RECONF ICD CPM  
Conference Date 2012-11-26 - 2012-11-28 
Place (in Japanese) (See Japanese page) 
Place (in English) Centennial Hall Kyushu University School of Medicine 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Design Gaia 2012 -New Field of VLSI Design- 
Paper Information
Registration To VLD 
Conference Code 2012-11-VLD-DC-SLDM-CPSY-RECONF-ICD-CPM 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) A Behavioral Synthesis Method for Asynchronous Pipelined Circuits with Bundled-data Implementation 
Sub Title (in English)  
Keyword(1) Asynchronous pipelined circuits  
Keyword(2) Behavioral synthesis  
Keyword(3)  
Keyword(4)  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Naohiro Hamada  
1st Author's Affiliation The University of Aizu (The Univ. of Aizu)
2nd Author's Name Hiroshi Saito  
2nd Author's Affiliation The University of Aizu (The Univ. of Aizu)
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2012-11-27 10:55:00 
Presentation Time 25 minutes 
Registration for VLD 
Paper # VLD2012-77, DC2012-43 
Volume (vol) vol.112 
Number (no) no.320(VLD), no.321(DC) 
Page pp.105-110 
#Pages
Date of Issue 2012-11-19 (VLD, DC) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan