IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2012-11-22 11:25
SMT-based Bounded Model Checking for Assembly program
Junpei Kobashi, Atsushi Takeshita, Satoshi Yamane (Kanazawa Univ.) KBSE2012-41
Abstract (in Japanese) (See Japanese page) 
(in English) In this paper, we state property verification by Bounded Model Checking using SMT solver for register level model of assembly program code for embedded system. We propose verifying by SMT solver and modeling for assembly code to predicate logic formula, and we experimented on our method for simple assembly program.
Keyword (in Japanese) (See Japanese page) 
(in English) SMT solver / Bounded Model Checking / Systematic verification / Assembly program / Embedded system / / /  
Reference Info. IEICE Tech. Rep., vol. 112, no. 314, KBSE2012-41, pp. 19-24, Nov. 2012.
Paper # KBSE2012-41 
Date of Issue 2012-11-15 (KBSE) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF KBSE2012-41

Conference Information
Committee KBSE  
Conference Date 2012-11-22 - 2012-11-23 
Place (in Japanese) (See Japanese page) 
Place (in English) Kanazawa University 
Topics (in Japanese) (See Japanese page) 
Topics (in English) General session 
Paper Information
Registration To KBSE 
Conference Code 2012-11-KBSE 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) SMT-based Bounded Model Checking for Assembly program 
Sub Title (in English)  
Keyword(1) SMT solver  
Keyword(2) Bounded Model Checking  
Keyword(3) Systematic verification  
Keyword(4) Assembly program  
Keyword(5) Embedded system  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Junpei Kobashi  
1st Author's Affiliation Kanazawa University (Kanazawa Univ.)
2nd Author's Name Atsushi Takeshita  
2nd Author's Affiliation Kanazawa University (Kanazawa Univ.)
3rd Author's Name Satoshi Yamane  
3rd Author's Affiliation Kanazawa University (Kanazawa Univ.)
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2012-11-22 11:25:00 
Presentation Time 35 minutes 
Registration for KBSE 
Paper # KBSE2012-41 
Volume (vol) vol.112 
Number (no) no.314 
Page pp.19-24 
#Pages
Date of Issue 2012-11-15 (KBSE) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan