IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
... (for ESS/CS/ES/ISS)
Tech. Rep. Archives
... (for ES/CS)
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2012-11-19 15:20
Complete Analysis of Piecewise-Linear Resistive Circuits Using the Generalized Linear Complementarity Theory and Mixed Integer Programming
Rei Maeda, Hiroyuki Kato, Kiyotaka Yamamura (Chuo Univ.) NLP2012-80
Abstract (in Japanese) (See Japanese page) 
(in English) It is well known that the geometry of the solution set of a piecewise-linear resistive circuits can be very complicated. The circuit can have multiple solutions, the circuit can have infinite number of solutions, the solution set can be continuous or unbounded, the driving-point plot can consist of a full square and unbounded branches. Such a circuit often appears in the study of dynamics, chaos, and neural networks. Finding all solution sets of such a circuit is called the complete analysis. In this paper, we propose an easily implemented method for the complete analysis of piecewise-linear resistive circuits. In this method, a piecewise-linear resistive circuit is first described by a generalized linear complementarity problem, and then it is formulated as a mixed integer programming problem. Then, it is solved by a high-performance integer programming solver such as SCIP or CPLEX. The proposed method can be easily implemented without making complicated programs. The effectiveness of the proposed method is confirmed by numerical examples.
Keyword (in Japanese) (See Japanese page) 
(in English) piecewise-linear circuit / circuit simulation / finding all solutions / linear complementarity problem / integer programming / / /  
Reference Info. IEICE Tech. Rep., vol. 112, no. 301, NLP2012-80, pp. 23-28, Nov. 2012.
Paper # NLP2012-80 
Date of Issue 2012-11-12 (NLP) 
ISSN Print edition: ISSN 0913-5685  Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (No. 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF NLP2012-80

Conference Information
Committee NLP  
Conference Date 2012-11-19 - 2012-11-20 
Place (in Japanese) (See Japanese page) 
Place (in English) Ishinomaki Senshu University 
Topics (in Japanese) (See Japanese page) 
Topics (in English) General 
Paper Information
Registration To NLP 
Conference Code 2012-11-NLP 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Complete Analysis of Piecewise-Linear Resistive Circuits Using the Generalized Linear Complementarity Theory and Mixed Integer Programming 
Sub Title (in English)  
Keyword(1) piecewise-linear circuit  
Keyword(2) circuit simulation  
Keyword(3) finding all solutions  
Keyword(4) linear complementarity problem  
Keyword(5) integer programming  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Rei Maeda  
1st Author's Affiliation Chuo University (Chuo Univ.)
2nd Author's Name Hiroyuki Kato  
2nd Author's Affiliation Chuo University (Chuo Univ.)
3rd Author's Name Kiyotaka Yamamura  
3rd Author's Affiliation Chuo University (Chuo Univ.)
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker
Date Time 2012-11-19 15:20:00 
Presentation Time 25 
Registration for NLP 
Paper # IEICE-NLP2012-80 
Volume (vol) IEICE-112 
Number (no) no.301 
Page pp.23-28 
#Pages IEICE-6 
Date of Issue IEICE-NLP-2012-11-12 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan