IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2012-11-01 13:40
A discussion of fault patterns for concurrent systems
Han-Myung Chang, Masami Noro, Atsushi Sawada, Atsushi Yoshida, Yoshinari Hachisu, Reishi Yokomori (Nanzan Univ.) SS2012-40
Abstract (in Japanese) (See Japanese page) 
(in English) In model checking, when a model checker fails to verify deadlock free, or some safety property or liveness property, its counterexample is presented. But it is difficult to detect the cause of the failure. In this research, a concurrent system is regarded as a set of state transition machines, and
we define fault patterns from typical and well known faults. We are aiming to reduce the total cost of the verification in the design phase of software development by presenting the error descriptions as the pattern.
Keyword (in Japanese) (See Japanese page) 
(in English) Model Checking / CSP / Pattern / Deadlock / / / /  
Reference Info. IEICE Tech. Rep., vol. 112, no. 275, SS2012-40, pp. 41-46, Nov. 2012.
Paper # SS2012-40 
Date of Issue 2012-10-25 (SS) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF SS2012-40

Conference Information
Committee SS IPSJ-SE  
Conference Date 2012-11-01 - 2012-11-02 
Place (in Japanese) (See Japanese page) 
Place (in English) Hiroshima City University 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Software science, theory 
Paper Information
Registration To SS 
Conference Code 2012-11-SS-SE 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) A discussion of fault patterns for concurrent systems 
Sub Title (in English)  
Keyword(1) Model Checking  
Keyword(2) CSP  
Keyword(3) Pattern  
Keyword(4) Deadlock  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Han-Myung Chang  
1st Author's Affiliation Nanzan University (Nanzan Univ.)
2nd Author's Name Masami Noro  
2nd Author's Affiliation Nanzan University (Nanzan Univ.)
3rd Author's Name Atsushi Sawada  
3rd Author's Affiliation Nanzan University (Nanzan Univ.)
4th Author's Name Atsushi Yoshida  
4th Author's Affiliation Nanzan University (Nanzan Univ.)
5th Author's Name Yoshinari Hachisu  
5th Author's Affiliation Nanzan University (Nanzan Univ.)
6th Author's Name Reishi Yokomori  
6th Author's Affiliation Nanzan University (Nanzan Univ.)
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2012-11-01 13:40:00 
Presentation Time 25 minutes 
Registration for SS 
Paper # SS2012-40 
Volume (vol) vol.112 
Number (no) no.275 
Page pp.41-46 
#Pages
Date of Issue 2012-10-25 (SS) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan