IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2012-10-12 16:40
Evaluation of memory management schema for Flash SSD
Takuma Kouge, Toshiaki Kitamura (Hiroshima City Univ.) CPSY2012-43
Abstract (in Japanese) (See Japanese page) 
(in English) The NAND Flash memory is nonvolatile semiconductor memory used for storage element of SSD.
SSD needs to handle the data between host and NAND Flash memory and handle restrictions on use.
Logical-physical address translation greatly concerns performance and lifetime of SSD.
This is performed by various systems.
Therefore, we made a software simulator of SSD based on NAND Flash memory.
Then, we focus attention on granularity of data which performs logical-physical address translation, and implemented memory management schema of the NAND Flash memory called Replacement BlockFTL, DFTL and BAST.
In this paper, we simulated each control schema with some workload, and evaluated their the performance and lifetime.
By changing the capacity of DRAM buffer, SSD performance improved 31%, and Write Amplification decreased 1.8 point.
We learned SRAM is significant factor for SSD lifetime in random access workload.
In BAST, garbage collection increased about 35,000 times and the performance decrease 9% when the sequential/random threshold value was enlarged.
Keyword (in Japanese) (See Japanese page) 
(in English) NAND Flash memory / Flash Translation Layer / Storage System / / / / /  
Reference Info. IEICE Tech. Rep., vol. 112, no. 237, CPSY2012-43, pp. 73-78, Oct. 2012.
Paper # CPSY2012-43 
Date of Issue 2012-10-05 (CPSY) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF CPSY2012-43

Conference Information
Committee CPSY  
Conference Date 2012-10-12 - 2012-10-12 
Place (in Japanese) (See Japanese page) 
Place (in English)  
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To CPSY 
Conference Code 2012-10-CPSY 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Evaluation of memory management schema for Flash SSD 
Sub Title (in English)  
Keyword(1) NAND Flash memory  
Keyword(2) Flash Translation Layer  
Keyword(3) Storage System  
Keyword(4)  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Takuma Kouge  
1st Author's Affiliation Hiroshima City University (Hiroshima City Univ.)
2nd Author's Name Toshiaki Kitamura  
2nd Author's Affiliation Hiroshima City University (Hiroshima City Univ.)
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2012-10-12 16:40:00 
Presentation Time 20 minutes 
Registration for CPSY 
Paper # CPSY2012-43 
Volume (vol) vol.112 
Number (no) no.237 
Page pp.73-78 
#Pages
Date of Issue 2012-10-05 (CPSY) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan