IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
... (for ESS/CS/ES/ISS)
Tech. Rep. Archives
... (for ES/CS)
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2012-08-30 13:00
Analog Coherent Reception in Super Computer and Data Center Networks
Masataka Ohta (TIT)
Abstract (in Japanese) (See Japanese page) 
(in English) In Supeer Computer and Data Center Networks, where high speed communications are required, there is little signal degradation to be compensated and no frequency difference between transmitters and receivers sharing a local oscillator. Thus, compensation abilities of power consuming digital coherent technology is little useful. Possibilities of analog coherent reception with DLL (Delay Locked Loop) are studied, when phase synchronization is required only for a short term of a packet or a frame.
Keyword (in Japanese) (See Japanese page) 
(in English) Coherent Reception / DLL (Delay Locked Loop) / / / / / /  
Reference Info. IEICE Tech. Rep., vol. 112, no. 195, PN2012-14, pp. 1-4, Aug. 2012.
Paper # PN2012-14 
Date of Issue 2012-08-23 (PN) 
ISSN Print edition: ISSN 0913-5685  Online edition: ISSN 2432-6380

Conference Information
Committee PN  
Conference Date 2012-08-30 - 2012-08-31 
Place (in Japanese) (See Japanese page) 
Place (in English) Kitami Institute of Technology 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Photonic network technologies 
Paper Information
Registration To PN 
Conference Code 2012-08-PN 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Analog Coherent Reception in Super Computer and Data Center Networks 
Sub Title (in English)  
Keyword(1) Coherent Reception  
Keyword(2) DLL (Delay Locked Loop)  
1st Author's Name Masataka Ohta  
1st Author's Affiliation Tokyo Institute of Technology (TIT)
2nd Author's Name  
2nd Author's Affiliation ()
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Date Time 2012-08-30 13:00:00 
Presentation Time 25 
Registration for PN 
Paper # IEICE-PN2012-14 
Volume (vol) IEICE-112 
Number (no) no.195 
Page pp.1-4 
#Pages IEICE-4 
Date of Issue IEICE-PN-2012-08-23 

[Return to Top Page]

[Return to IEICE Web Page]

The Institute of Electronics, Information and Communication Engineers (IEICE), Japan