IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
... (for ESS/CS/ES/ISS)
Tech. Rep. Archives
... (for ES/CS)
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2012-08-03 16:20
A 40nm Ultra Low Voltage SAR ADC with Timing Optimized Asynchronous Clock Generator
Ryota Sekimoto, Akira Shikata, Kentaro Yoshioka, Tadahiro Kuroda, Hiroki Ishikuro (Keio Univ.) SDM2012-88 ICD2012-56 Link to ES Tech. Rep. Archives: SDM2012-88 ICD2012-56
Abstract (in Japanese) (See Japanese page) 
(in English) This paper presents an ultra low power and low voltage successive approximation register (SAR) analog to digital converter (ADC) that uses an adaptive timing optimized asynchronous clock generator. By calibrating the delay time of the clock generator, the DAC settling time is optimized to counter the device mismatch. Test chip has been fabricated in 40nm standard CMOS process and achieved 7.5-ENOB (Effective Number of Bits) and figure of merit (FoM) of 8.75-fJ/conversion-step with 2.048MS/s.
Keyword (in Japanese) (See Japanese page) 
(in English) ultra low voltage / ultra low power / SAR / ADC / / / /  
Reference Info. IEICE Tech. Rep., vol. 112, no. 170, ICD2012-56, pp. 139-144, Aug. 2012.
Paper # ICD2012-56 
Date of Issue 2012-07-26 (SDM, ICD) 
ISSN Print edition: ISSN 0913-5685  Online edition: ISSN 2432-6380
Download PDF SDM2012-88 ICD2012-56 Link to ES Tech. Rep. Archives: SDM2012-88 ICD2012-56

Conference Information
Committee ICD SDM  
Conference Date 2012-08-02 - 2012-08-03 
Place (in Japanese) (See Japanese page) 
Place (in English) Sapporo Center for Gender Equality, Sapporo, Hokkaido 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Low-power, low-voltage device and circuit technology 
Paper Information
Registration To ICD 
Conference Code 2012-08-ICD-SDM 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) A 40nm Ultra Low Voltage SAR ADC with Timing Optimized Asynchronous Clock Generator 
Sub Title (in English)  
Keyword(1) ultra low voltage  
Keyword(2) ultra low power  
Keyword(3) SAR  
Keyword(4) ADC  
1st Author's Name Ryota Sekimoto  
1st Author's Affiliation Keio University (Keio Univ.)
2nd Author's Name Akira Shikata  
2nd Author's Affiliation Keio University (Keio Univ.)
3rd Author's Name Kentaro Yoshioka  
3rd Author's Affiliation Keio University (Keio Univ.)
4th Author's Name Tadahiro Kuroda  
4th Author's Affiliation Keio University (Keio Univ.)
5th Author's Name Hiroki Ishikuro  
5th Author's Affiliation Keio University (Keio Univ.)
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Date Time 2012-08-03 16:20:00 
Presentation Time 25 
Registration for ICD 
Paper # IEICE-SDM2012-88,IEICE-ICD2012-56 
Volume (vol) IEICE-112 
Number (no) no.169(SDM), no.170(ICD) 
Page pp.139-144 
#Pages IEICE-6 
Date of Issue IEICE-SDM-2012-07-26,IEICE-ICD-2012-07-26 

[Return to Top Page]

[Return to IEICE Web Page]

The Institute of Electronics, Information and Communication Engineers (IEICE), Japan