IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2012-03-27 13:50
Fully-Differential Switched-Capacitor Circuit Implementation of Golden-Ratio-Encoder
Hirotaka Fukushima, Yoshihiko Horio (Tokyo Denki Univ.), Kazuyuki Aihara (Univ. of Tokyo.) NLP2011-143
Abstract (in Japanese) (See Japanese page) 
(in English) Recently, a golden-ratio-encoder (GRE) was proposed for A/D conversion based on the $\beta$-encoder with a radix equal to the golden ratio, $\phi$. GRE is an A/D converter with an exponential bit-rate accuracy with respect to the bit length $L$, and robustness for circuit parameter deviations. These features are useful for integrated circuit implementations with nanometer semiconductor processes, in which the characteristics of the circuit elements are degraded.We have shown a switched-capacitor circuit implementation of GRE.Moreover, we have evaluated the effects of offset voltage and finite gain of the op-amp, and the effects of offset voltage and output voltage of a comparator.
In this paper, we propose a fully-differential circuit implementation of switched-capacitor GRE circuit. Then, we confirm the basic characteristics of the proposed circuit through SPICE simulations with ideal circuit components.
Keyword (in Japanese) (See Japanese page) 
(in English) golden-ratio-encoder (GRE) / $\beta$-encoder / A/D converter / fully-differential circuit / / / /  
Reference Info. IEICE Tech. Rep., vol. 111, no. 498, NLP2011-143, pp. 11-15, March 2012.
Paper # NLP2011-143 
Date of Issue 2012-03-20 (NLP) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF NLP2011-143

Conference Information
Committee NLP  
Conference Date 2012-03-27 - 2012-03-28 
Place (in Japanese) (See Japanese page) 
Place (in English) Fukue Cultural Hall 
Topics (in Japanese) (See Japanese page) 
Topics (in English) General 
Paper Information
Registration To NLP 
Conference Code 2012-03-NLP 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Fully-Differential Switched-Capacitor Circuit Implementation of Golden-Ratio-Encoder 
Sub Title (in English)  
Keyword(1) golden-ratio-encoder (GRE)  
Keyword(2) $\beta$-encoder  
Keyword(3) A/D converter  
Keyword(4) fully-differential circuit  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Hirotaka Fukushima  
1st Author's Affiliation Tokyo Denki University (Tokyo Denki Univ.)
2nd Author's Name Yoshihiko Horio  
2nd Author's Affiliation Tokyo Denki University (Tokyo Denki Univ.)
3rd Author's Name Kazuyuki Aihara  
3rd Author's Affiliation The University of Tokyo (Univ. of Tokyo.)
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2012-03-27 13:50:00 
Presentation Time 25 minutes 
Registration for NLP 
Paper # NLP2011-143 
Volume (vol) vol.111 
Number (no) no.498 
Page pp.11-15 
#Pages
Date of Issue 2012-03-20 (NLP) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan